



SEMINAR

On

INTEL FPGA Based Hardware Implementation

13th February, 2017

Organized by:

Department of Electronics
&
Instrumentation Engineering



In collaboration with

Enixs Technology India Pvt Ltd



Guru Nanak Institute of Technology
157/F, Nilgunj Road, Sodepur
Kolkata-700114, West Bengal

Email: head_aeie.gnit@jisgroup.org

Chief Patron

Mr. Taranjit Singh, MD, JIS Group

Patron

Mr. S. S. Dutta Gupta, Director, JIS Group

Advisory Committee

Prof. (Dr.) Annapurna Das, Director, GNIT

Prof. (Dr.) Sisir K Das, Dean, GNIT

Prof. (Dr.) Santanu.K.Sen, Principal, GNIT

Chairperson

Mrs. Bapita Roy, H.O.D., AEIE, GNIT

Convenor

Mrs Sanghamitra Layek

Jt. Convenor

Mrs. Suparna Maity

Organizing Committee

1. Adhish Kr. Chakrabarty, Registrar (actg.)

2. Mr. Sudip Kuila

3. Mrs. Paramita Banerjee

4. Mrs. Santana Das

5. Mrs Jayita Datta

6. Ms Uma Ghosh

7. Mrs. Saswati Chatterjee

8. Mrs Nabamita Paul

9. Mr. Mrinmoy Dutta

Program Schedule

Registration : 1:00 pm

Technical Session I : 1:30 p.m. - 3:00 p.m.

Technical Session II : 3:15 p.m. – 5:00 p.m.

Valedictory Session : 5.15 p.m.

Participants

- Faculty Members
- Technical Staff
- Students

Mode of Selection

The filled registration form with self-signature is to be submitted to Registration committee members by 10.02.2017. Registration forms are available from the department. Application will be accepted on a first come first serve basis.

No Registration Fee

Venue and Time

The Seminar will be held in Seminar Hall, GNIT, Panihati, Sodepur, Kol-114 from 1:00 p.m. to 5:30p.m.

Contact Person

Mrs. Suparna Maity. Asst. Prof., EIE, GNIT

Ph: 9433477123

Mrs Sanghamitra Layek, Asst. Prof., EIE, GNIT

Ph: 9748134684