

Paper Name: ANALOG ELECTRONIC CIRCUITS

Paper Code: EC 402


Contacts : 3L

Credits :3

Prepared by: Ms.Soma Boral, Dr. Nabaneeta Banerjee

Module I: Filters & Regulators:

Passive filters:



We have learnt in rectifier circuits about converting a sinusoidal ac voltage into its corresponding pulsating dc. Apart from the dc component, this pulsating dc voltage will have unwanted ac components like the components of its supply frequency along with its harmonics (together called ripples). These ripples will be the highest for a **single-phase half wave rectifier** and will reduce further for a **single-phase full wave rectifier**. The ripples will be minimum for **3-phase rectifier circuits**. Such supply is not useful for driving complex electronic circuits. For most supply purposes constant dc voltage is required than the pulsating output of the rectifier. For most applications the supply from a rectifier will make the operation of the circuit poor. If the rectifier output is smoothened and steady and then passed on as the supply voltage, then the overall operation of the circuit becomes better. Thus, the output of the rectifier has to be passed though a filter circuit to filter the ac components.

The filter is a device that allows passing the dc component of the load and blocks the ac component of the rectifier output. Thus the output of the filter circuit will be a steady dc voltage.

The filter circuit can be constructed by the combination of components like capacitors, resistors, and inductors. Inductor is used for its property that it allows only dc components to pass and blocks ac signals. Capacitor is used so as to block the dc and allows ac to pass. All the combinations and their working are explained in detail below.

Series Inductor Filter:

The circuit diagram of a full wave rectifier with a series inductor filter is given below.

As the name of the filter circuit suggests, the Inductor L is connected in series between the rectifier circuit and the load. The inductor carries the property of opposing the change in current that flows through it.

In other words, the inductor offers high impedance to the ripples and no impedance to the desired dc components. Thus the ripple components will be eliminated. When the rectifier output current increases above a certain value, energy is stored in it in the form of a magnetic field and this energy is given up when the output current falls below the average value. Thus all the sudden changes in current that occurs in the circuit will be smoothed by placing the inductor in series between the rectifier and the load.

The waveform below shows the use of inductor in the circuit.

From the circuit, for zero frequency dc voltage, the choke resistance R_i in series with the load resistance R_L forms a voltage divider circuit, and thus the dc voltage across the load is

$$V_{dc} = R_L / (R_i + R_L)$$

V_{dc} is the output from a full wave rectifier. In this case, the value of R_i is negligibly small when compared to R_L .

The effect of higher harmonic voltages can be easily neglected as better filtering for the higher harmonic components take place. This is because of the fact that with the increase in frequency, the reactance of the inductor also increases. It should be noted that a decrease in the value of load resistance or an increase in the value of load current will decrease the amount of ripples in the circuit. So, the series inductor filter is mostly used in cases of high load current or small load resistance. A simple series inductor filter may not be properly used. It is always better to use a shunt capacitor (C) with series inductor (L) to form an LC Filter.

Shunt Capacitor Filter:

As the name suggests, a capacitor is used as the filter and this high value capacitor is shunted or placed across the load impedance. This capacitor, when placed across a rectifier gets charged and stores the charged energy during the conduction period. When the rectifier is not conducting, this energy charged by the capacitor is delivered back to the load. Through this energy storage and delivery process, the time duration during which the current flows through the load resistor gets increased and the ripples are decreased by a great amount. Thus for the ripple component with a frequency of 'f' megahertz, the capacitor 'C' will offer a very low impedance. The value of this impedance can be written as:


$$\text{Shunt Capacitor Impedance} = 1/2 fC$$

Thus the dc components of the input signal along with the few residual ripple components, is only allowed to go through the load resistance R_{Load} . The high amount of ripple components of current gets bypassed through the capacitor C.

Now let us look at the working of Half-wave rectifier and Full-wave rectifier with Capacitor filters, their output filtered waveform, ripple factor, merits and demerits in detail.

2.1 Half-wave Rectifier with Capacitor Filter


Half wave Rectifier with Capacitor Filter



The circuit diagram above shows a half-wave rectifier with a capacitor filter. The filter is applied across the load R_{Load} . The output of the R_{Load} is V_{Load} , the current through it is I_{Load} . The current through the capacitor is I_c .

During the positive half cycle of the input ac voltage, the diode D will be forward biased and thus starts conducting. During this period, the capacitor 'C' starts charging to the maximum value of the supply voltage V_{sm} . When the capacitor is fully charged, it holds the charge until the input ac supply to the rectifier reaches the negative half cycle. As soon as the negative half supply is reached, the diode gets reverse biased and thus stops conducting. During the non-conducting period, the capacitor 'C' discharges all the stored charges through the output load resistance R_{Load} . As the voltage across R_{Load} and the voltage across the capacitor 'C' are the same ($V_{Load} = V_c$), they decrease exponentially with a time constant ($C \cdot R_{Load}$) along the curve of the non-conducting period. This is shown in the graph below.

Half wave Rectifier with Capacitor Filter - Waveform



The value of the discharge time constant ($C \cdot R_{Load}$) being very large, the capacitor 'C' will not have enough time to discharge properly. As soon as the capacitor starts discharging, the time becomes over. Thus the value of R_{Load} at the discharge time will also be high and have just a little less value than the output of R_{Load} . This is when the positive half cycle repeats again and the diode starts conducting. The condition to be considered at this stage is that the rectified voltage takes value more than the capacitor voltage. When the condition occurs the capacitor starts charging to a value of V_{sm} . The condition again changes when the negative half cycle comes into place, and the whole cycle is again repeated to form the output waveform as shown above. The output shows a nearly constant dc voltage at the load and that the output voltage is increased considerably.

Thus, in short:

- If the value of load resistance is large, the discharge time constant will be of a high value, and thus the capacitors' time to discharge will get over soon. This lowers the amount of ripples in the output and increases the output voltage. If the load resistance is small, the discharge time constant will be less, and the ripples will be more with decrease in output voltage.
- The value of the capacitor used plays an important role in determining the output ripples and the average dc level. If the capacitor value is high, the amount of charge it can store will be high and the amount it discharges will be less. Thus the ripples will be less and the average dc level will be high. But, there is a limit on how much capacitance can be increased. If the capacitor value is increased to a very high value, the amount of current required to charge the capacitor to a given voltage will be high. This value of current depends on the manufacturer of the diode and will be surely limited to a certain value. Thus, there is a limit in increasing the capacitor value in a half-wave rectifier shunt capacitor filter circuit.
- Poor voltage regulation.

Ripple Factor

The rms value depends on the peak value of charging and discharging magnitude, V_{peak} .

$$V_{ac\ rms} = V_{peak}/2$$

$$V_{peak} = I_{dc}/fC$$


$$\text{Ripple Factor} = V_{ac\ rms}/V_{dc} = (V_{peak}/2) \cdot (1/I_{dc} \cdot R_{Load})$$

$$= I_{dc}/(2 \cdot I_{dc} \cdot R_{Load} \cdot f \cdot C) = 1/(2 \cdot f \cdot C \cdot R_{Load})$$

2.2 Full-wave Rectifier with Shunt Capacitor Filter


The circuit diagram of a full-wave rectifier with capacitor filter is shown below.

Fullwave Rectifier with Capacitor Filter



The filter capacitor C is placed across the resistance load R_{Load} . The whole working is pretty much similar to that of a half-wave rectifier with shunt capacitor explained above. The only difference is that two pulses of current will charge the capacitor during alternate positive (D_1) and negative (D_2) half cycles. Similarly capacitor C discharges twice through R_{Load} during one full cycle. This is shown in the waveform below.

Fullwave Rectifier with Capacitor Filter - Waveform



The load current reduces by a smaller amount before the next pulse is received as there are 2 current pulses per cycle. This causes a good reduction in ripples and a further increase in the average dc load current.

L-C Filters:

In the simple shunt capacitor filter circuit explained above, we have concluded that the capacitor will reduce the ripple voltage, but causes the diode current to increase. This large current may damage the diode and will further cause heating problem and decrease the efficiency of the filter. On the other hand, a simple series inductor reduces both the peak and effective values of the output current and output voltage. Then if we combine both the filter (L and C), a new filter called the L-C filter can be designed which will have a good efficiency, with restricted diode current and enough ripple removal factor. The voltage stabilizing action of shunt capacitor and the current smoothing action of series inductor filter can be combined to form a perfect practical filter circuit.


L-C filters can be of two types: Choke Input L-section Filter and L-C Capacitor input filter

Choke Input L-Section Filter:

An inductor filter increases the ripple factor with the increase in load current R_{load} . A capacitor filter has an inversely proportional ripple factor with respect to load resistance. Economically, both inductor filter and capacitor filter are not suitable for high end purpose

L-C inductor input or L-section filter consists of an inductor 'L' connected in series with a half or full wave rectifier and a capacitor 'C' across the load. This arrangement is also called a choke input filter or L-section filter because its shape resembles an inverted L-shape. To increase the smoothing action using the filter circuit, just one L-C circuit will not be enough. Several L-section filters will be arranged to obtain a smooth filtered output. The circuit diagram and smoothed waveform of a Full wave rectifier output is shown below.

L-C Filter - Inductor input L Section Filter



As shown in the circuit diagram above, the inductor L allows the dc to pass but restricts the flow of ac components as its dc resistance is very small and ac impedance is large. After a signal passes through the choke, if there is any fluctuation remaining the current, it will be fully bypassed before it reaches the load by the shunt capacitor because the value of X_c is much smaller than R_{load} . The number of ripples can be reduced to a great amount by making the value of X_L greater than X_c at ripple frequency.

Ripple Factor:

$$\text{Ripple Factor} = V_{ac\ rms}/V_{dc} = (\sqrt{2}/3)(X_c/X_L) = (\sqrt{2}/3)(1/[2\omega C])(1/[2\omega L]) = 1/(6\sqrt{2}\omega^2 LC)$$

Though the L-C filter has all these advantages, it has now become quite obsolete due to the huge size of inductors and its cost of manufacturing. Nowadays, IC voltage regulators are more commonly used along with active filters, that reduce the ripples and keep the output dc voltage constant.


The diagram of L-C Capacitor input filter and waveform is shown below.

II – Filter or Capacitance Input Filter:

The name pi – Filter implies to the resemblance of the circuit to a Π shape with two shunt capacitances (C_1 and C_2) and an inductance filter 'L'. As the rectifier output is provided directly into the capacitor it also called a capacitor input filter.

The output from the rectifier is first given to the shunt capacitor C. The rectifier used can be half or full wave and the capacitors are usually electrolytic even though they large in size. In practical applications, the two capacitances are enclosed in a metal container which acts as a common ground for the two capacitors. Circuit diagram and the waveform are given below.

L - C Filter - Capacitor input Filter



When compared to other type of filters, the Π – Filter has some advantages like higher dc voltage and smaller ripple factor. But it also has some disadvantages like poor voltage regulation, high peak diode current, and high peak inverse voltage.

This filter is divided into two – a capacitor filter and a L-section filter. The capacitor C_1 does most of the filtering in the circuit and the remaining ripple os removed by the L-section filter (L- C_2). C_1 is selected to provide very low reactance to the ripple frequency. The voltage regulation is poor for this circuit as the output voltage falls off rapidly with the increase in load current.


Ripple Factor:

$$\text{Ripple Factor} = \sqrt{2}/(8\omega^3 C_1 C_2 L R_{\text{load}}) \text{ R-C}$$

Filter:

We have already discussed about the drawbacks of using a pi-filter. The main reason for all these drawbacks is the use of inductor in the filter circuit. If we use a resistance in series, instead of the inductor as the filter, these drawbacks can be overcome. Thus the circuit is named as R-C filter. In this circuit, the ripples have to be made to drop across the resistance R instead of the load resistance R_L . For this, the value of R_L is kept much larger than the value of reactance of capacitor C_2 (X_{C_2}). This means that each section reduces the ripple by a factor of at least 10.

R-C Filter




Though the circuit nullifies certain drawbacks of the pi-filter, the circuit on its own has some problems as well. The filter has very poor voltage regulation. There is a large voltage drop in the resistance R. The circuit also develops a lot of heat and this has to be dissipated through enough and adequate ventilation.

Thus, the filter is only suitable for small load current or large load resistance circuits.

INTRODUCTION:

Almost all basic household electronic circuits need an unregulated AC to be converted to constant DC, in order to operate the electronic device. All devices will have a certain power supply limit and the electronic circuits inside these devices must be able to supply a constant DC voltage within this limit. That is, all the active and passive electronic devices will have a certain DC operating point (Q-point or Quiescent point), and this point must be achieved by the source of DC power. The DC power supply is practically converted to each and every stage in an electronic system. Thus a common requirement for all this phases will be the DC power supply. All low power system can be run with a battery. But, for long time operating devices, batteries could prove to be costly and complicated. The best method used is in the form of an unregulated power supply – a combination of a transformer, rectifier and a filter. The diagram is shown below.



Unregulated Power Supply – Diagram

As shown in the figure above, a small step down transformer is used to reduce the voltage level to the devices needs. In India, a 1 ϕ supply is available at 230 volts. The output of the transformer is a pulsating sinusoidal AC voltage, which is converted to pulsating DC with the help of a rectifier. This output is given to a filter circuit which reduces the AC ripples, and passes the DC components. But here are certain disadvantages in using an unregulated power supply.

1. Poor Regulation – When the load varies, the output does not appear constant. The output voltage changes by a great value due to the huge change in current drawn from the supply. This is mainly due to the high internal resistance of the power supply (>30 Ohms).

2. AC Supply Main Variations – The maximum variations in AC supply mains is give or take 6% of its rated value . But this value may go higher in some countries (180-280 volts). When the value is higher it's DC voltage output will differ largely.
3. Temperature Variation – The use of semiconductor devices in electronic devices may cause variation in temperature.

These variations in dc output voltage may cause inaccurate or erratic operation or even malfunctioning of many electronic circuits. For instance, in oscillators the frequency will shift, in transmitters output will get distorted, and in amplifiers the operating point will shift causing bias instability.

All the above listed problems are overcome with the help of a voltage regulator which is employed in conjunction with an unregulated power supply. Thus, the ripple voltage is largely reduced. Thus, the supply becomes a regulated power supply.

The internal circuitry of a regulated power supply also contains certain current limiting circuits which helps the supply circuit from getting fried from inadvertent circuits. Nowadays, all the power supplies use IC's to reduce ripples, enhance voltage regulation and for widened control options. Programmable power supplies are also available to allow remote operation that is useful in many settings.

Voltage regulator circuit:


A voltage regulator is a voltage stabilizer that is designed to automatically stabilize a constant voltage level. A voltage regulator circuit is also used to change or stabilize the voltage level according to the necessity of the circuit. Thus, a voltage regulator is used for two reasons:-

1. To regulate or vary the output voltage of the circuit.
2. To keep the output voltage constant at the desired value in spite of variations in the supply voltage or in the load current.

All electronic voltage regulators will have a stable voltage reference source which is provided by the reverse breakdown voltage operating diode called zener diode. The main reason to use a voltage regulator is to maintain a constant dc output voltage. It also blocks the ac ripple voltage that cannot be blocked by the filter.

Discrete Transistor Series Voltage Regulator:

The block diagram of a discrete transistor type voltage regulator is given below. A control element is placed to collect the unregulated input which controls the magnitude of the input voltage and passes it to the output. The output voltage is then feedback to a sampling circuit and then compared with a reference voltage and sent back to the output.




Block Diagram of Series Voltage Regulator

Thus, if the output voltage tends to increase the comparator circuit provides a control signal to cause the control element to reduce the magnitude of the output voltage by passing it through the sampling circuit and comparing it, thereby maintaining a constant and steady output voltage.

Suppose the output voltage tends to decrease, the comparator circuit provides a control signal that causes the series control element to increase the magnitude of output voltage, thus maintaining the steadiness.

Circuit diagram of series voltage regulator:



Such a circuit is also named an emitter follower voltage regulator. It is called so because the transistor used is connected in an emitter follower configuration. The circuit consists of an N-P-N transistor and a

zener diode. As shown in the figure below, the collector and emitter terminals of the transistor are in series with the load. Thus this regulator has the name series in it. The transistor used is a series pass transistor.

The output of the rectifier that is filtered is then given to the input terminals and regulated output voltage V_{load} is obtained across the load resistor R_{load} . The reference voltage is provided by the zener diode and the transistor acts as a variable resistor, whose resistance varies with the operating conditions of base current, I_{base} .

The main principle behind the working of such a regulator is that a large proportion of the change in supply or input voltage appears across the transistor and thus the output voltage tends to remain constant.

The output voltage can thus be written as

$$V_{out} = V_{zener} - V_{be}$$

The transistor base voltage V_{base} and the zener diode voltage V_{zener} are equal and thus the value of V_{base} remains almost constant.

Operation

When the input supply voltage V_{in} increases the output voltage V_{load} also increases. This increase in V_{load} will cause a reduced voltage of the transistor base emitter voltage V_{be} as the zener voltage V_{zener} is constant. This reduction in V_{be} causes a decrease in the level of conduction which will further increase the collector-emitter resistance of the transistor and thus causing an increase in the transistor collector-emitter voltage and all of this causes the output voltage V_{out} to reduce. Thus, the output voltage remains constant. The operation is similar when the input supply voltage decreases.

The next condition would be the effect of the output load change in regard to the output voltage. Let us consider a case where the current is increased by the decrease in load resistance R_{load} . This causes a decrease in the value of output voltage and thus causes the transistor base emitter voltage to increase. This causes the collector emitter resistance value to decrease due to an increase in the conduction level of the transistor. This causes the input current to increase slightly and thus compensates for the decrease in the load resistance R_{load} .

The biggest advantage of this circuit is that the changes in the zener current are reduced by a factor β and thus the zener effect is greatly reduced and a much more stabilized output is obtained.

Limitations


The limitations listed below has proved the use of this series voltage regulator only suitable for low output voltages.

1. With the increase in room temperature, the values of V_{be} and V_{zener} tend to decrease. Thus the output voltage cannot be maintained a constant. This will further increase the transistor base emitter voltage and thus the load.
2. There is no option to change the output voltage in the circuit.
3. Due to the small amplification process provided by only one transistor, the circuit cannot provide good regulation at high currents.

4. When compared to other regulators, this regulator has poor regulation and ripple suppression with respect to input variations.
5. The power dissipation of a pass transistor is large because it is equal to $V_{ce}I_c$ and almost all variation appears at V_{ce} and the load current is approximately equal to collector current. Thus for heavy load currents pass transistor has to dissipate a lot of power and, therefore, becoming hot.

Discrete Transistor Shunt Voltage Regulator:

The block diagram of a discrete transistor shunt voltage regulator is given below. As the name says the voltage regulation is provided by shunting the current away from the load. The control element shunts a part of the current that is produced as a result of the input unregulated voltage that is given to the load. Thus the voltage is regulated across the load. Due to the change in load, if there is a change in the output voltage, it will be corrected by giving a feedback signal to the comparator circuit which compares with a reference voltage and gives the output control signal to the control element to correct the magnitude of the signal required to shunt the current away from the load.




Discrete Transistor Shunt Voltage Regulator

If the output voltage increases, the shunt current increases and thus produces less load current and maintains a regulated output voltage. If the output voltage reduces, the shunt current reduces and thus produces more load current and maintains a regulated constant output voltage. In both cases, the sampling circuit, comparator circuit and control element plays an important role.

Circuit diagram of shunt voltage regulator:

The image below shows the circuit diagram of a shunt voltage regulator. The circuit consists of an NPN transistor and a zener diode along with a series resistor R_{series} that is connected in series with the input supply. The zener diode is connected across the base and the collector of the transistor which is connected across the output.



Zener Controlled Transistor Shunt Voltage Regulator

Operation

As there is a voltage drop in the series resistance R_{series} the unregulated voltage is also decreased along with it. The amount of voltage drop depends on the current supplied to the load R_{load} . The value of the voltage across the load depends on the zener diode and the transistor base emitter voltage V_{be} .

Thus, the output voltage can be written as

$$V_{out} = V_{zener} + V_{be} = V_{in} - I \cdot R_{series}$$

The output remains nearly a constant as the values of V_{zener} and V_{be} are nearly constant. This condition is explained below.

When the supply voltage increases, the output voltage and base emitter voltage of transistor increases and thus increases the base current I_{base} and therefore causes an increase in the collector current I_{coll} ($I_{coll} = \beta \cdot I_{base}$).

Thus, the supply voltage increases causing an increase in supply current, which in turn causes a voltage drop in the series resistance R_{series} and thereby decreasing the output voltage. This decrease will be more than

enough to compensate for the initial increase in output voltage. Thus, the output remains nearly a constant. The working explained above happens in reverse if the supply voltage decreases.

When the load resistance R_{load} decreases, the load current I_{load} increases due to the decrease in currents through base and collector I_{base} and I_{coll} . Thus, there will not be any voltage drop across R_{series} and the input current remains constant. Thus, the output voltage will remain constant and will be the difference of the supply voltage and the voltage drop in the series resistance. It happens in reverse if there is an increase in load resistance.

Limitations

The series resistor causes a huge amount of power loss.

1. The supply current flow will be more through the transistor than it is to be through the load.
2. The circuit may have problems regarding over voltage mishaps.

I.C Voltage regulators:

An IC based voltage regulator can be classified in different ways. A common type of classification is 3 terminal voltage regulator and 5 or multi terminal voltage regulator. Another popular way of classifying IC voltage regulators is by identifying them as linear voltage regulator & switching voltage regulator. There is a third set of classification as 1) Fixed voltage regulators (positive & negative) 2) Adjustable voltage regulators (positive & negative) and finally 3) Switching regulators. In the third classification, fixed & adjustable regulators are basically versions of linear voltage regulators.

Fixed Voltage Regulators:

These regulators provide a constant output voltage. A popular example is the 7805 IC which provides a constant 5 volts output. A fixed voltage regulator can be a positive voltage regulator or a negative voltage regulator. A positive voltage regulator provides with constant positive output voltage. All those IC's in the 78XX series are fixed positive voltage regulators. In the IC nomenclature – 78XX ; the part XX denotes the regulated output voltage the IC is designed for. Examples:- 7805, 7806, 7809 etc.

A negative fixed voltage regulator is same as the positive fixed voltage regulator in design, construction & operation. The only difference is in the polarity of output voltages. These IC's are designed to provide a negative output voltage. Example:- 7905, 7906 and all those IC's in the 79XX series.

Power Supply Characteristics:

The quality of the power supply is determined by various characteristics like load voltage, load current, voltage regulation, source regulation, output impedance, ripple rejection, and so on. Some of the characteristics are briefly explained below:

1. Load Regulation – The load regulation or load effect is the change in regulated output voltage when the load current changes from minimum to maximum value.

Load regulation = $V_{no-load} - V_{full-load}$

V_{no-load} – Load Voltage at no load

V_{full-load} – Load voltage at full load.

From the above equation we can understand that when V_{no-load} occurs the load resistance is infinite, that is, the out terminals are open circuited. V_{full-load} occurs when the load resistance is of the minimum value where voltage regulation is lost.

$$\% \text{ Load Regulation} = [(V_{\text{no-load}} - V_{\text{full-load}})/V_{\text{full-load}}] * 100$$

2. Minimum Load Resistance – The load resistance at which a power supply delivers its full-load rated current at rated voltage is referred to as minimum load resistance.

$$\text{Minimum Load Resistance} = V_{\text{full-load}}/I_{\text{full-load}}$$

The value of I_{full-load}, full load current should never increase than that mentioned in the data sheet of the power supply.

3. Source/Line Regulation – In the block diagram, the input line voltage has a nominal value of 230 Volts but in practice, there are considerable variations in ac supply mains voltage. Since this ac supply mains voltage is the input to the ordinary power supply, the filtered output of the bridge rectifier is almost directly proportional to the ac mains voltage.

The source regulation is defined as the change in regulated output voltage for a specified range of line voltage.

4. Output Impedance – A regulated power supply is a very stiff dc voltage source. This means that the output resistance is very small. Even though the external load resistance is varied, almost no change is seen in the load voltage. An ideal voltage source has an output impedance of zero.

5. Ripple Rejection – Voltage regulators stabilize the output voltage against variations in input voltage. Ripple is equivalent to a periodic variation in the input voltage. Thus, a voltage regulator attenuates the ripple that comes in with the unregulated input voltage. Since a voltage regulator uses negative feedback, the distortion is reduced by the same factor as the gain.

SMPS:

Switch mode power supplies (SMPSs) are used in a range of applications as an efficient and effective source of power. This is in major part to their efficiency. For anybody still working on a desktop, look for the fan output in the central processing units (CPU). That's where the SMPS is. SMPS offers advantages in terms of size, weight, cost, efficiency and overall performance. These have become an accepted part of electronics gadgets. Basically it is a device in which energy conversion and regulation is provided by power semiconductors that are continuously switching "on" and "off" with high frequency.

The different kinds

- D.C. to D.C. Converter □ Forward Converter:

- Flyback Converter:
- Self-Oscillating Flyback Converter

DC-DC converter:

The primary power received from AC main is rectified and filtered as high voltage DC. It is then switched at a huge rate of speed and fed to the primary side of the step-down transformer. The step-down transformer is only a fraction of the size of a comparable 50 Hz unit thus relieving the size and weight problems. We have the filtered and rectified output at the secondary side of the transformer. It is now sent to the output of the power supply. A sample of this output is sent back to the switch to control the output voltage.

Forward converter:

In a forward converter the choke carries the current when the transistor is conducting as well as when it's not. The diode carries the current during the OFF period of the transistor. Therefore, energy flows into the load during both the periods. The choke stores energy during the ON period and also passes some energy into the output load.

Flyback converter:


In a flyback converter, the magnetic field of the inductor stores energy during the ON period of the switch. The energy is emptied into the output voltage circuit when the switch is in the open state. The duty cycle determines the output voltage.

Self-Oscillating Flyback Converter:

This is the most simple and basic converter based on the flyback principle. During the conduction time of the switching transistor, the current through the transformer primary starts ramping up linearly with the slope equal to V_{in}/L_p . The voltage induced in the secondary winding and the feedback winding make the fast recovery rectifier reverse biased and hold the conducting transistor ON. When the primary current reaches a peak value I_p , where the core begins to saturate, the current tends to rise very sharply. This

sharp rise in current cannot be supported by the fixed base drive provided by the feedback winding. As a result, the switching begins to come out of saturation.

SMPS Block Diagram:



Above figure shows a block diagram example of a typical SMPS with an AC Mains (line) input and a regulated DC output. The output rectification and filter are isolated from the High Frequency switching section by a high frequency transformer, and voltage control feedback is via an opto isolator. The control circuit block is typical of specialist ICs containing the high frequency oscillator, pulse width modulation, voltage and current control and output shut down sections. Whatever the purpose of a SMPS, a common feature (after conversion of AC to DC if required) is the use of a high frequency square wave to drive an electronic power switching circuit. This circuit is used to convert the DC supply into high frequency, high current AC, which by various means, depending on the design of the circuit, is reconverted into a regulated DC output. The reason for this double conversion process is that, by changing the DC or mains frequency AC to a high frequency AC, the components, such as transformers, inductors and capacitors, needed for conversion back to a regulated DC supply, can be much smaller and cheaper than those needed to do the same job at mains (line) frequency. The high frequency AC produced during the conversion process is a square wave, which provides a means of controlling the output voltage by means of pulse width modulation. This allows the regulation of the output to be much more efficient than is possible in linear regulated supplies.

Module IV: Feedback in Oscillator Circuits:

Concept of feedback :

Feedback is the process in where some portion of the output energy is transferred back and superimposed on the input. There are two types of feedback - Positive feedback & Negative feedback. Positive feedback occurs when the feedback signal is in phase with the input signal & it increases the amplitude of the input signal,

therefore increases the gain. This means that the feedback signal will add to or "regenerate" the input signal. That's why the positive feedback is also termed as regenerative feedback. Some of the examples which uses positive feedback are Oscillator, multivibrator etc.

In case of the negative feedback or degenerative feedback, the output is 180° out of phase with the input signal & reduces the gain compared to positive feedback. Negative feedback is used to improve fidelity of an amplifier by limiting the input signal. Negative feedback can also be used to increase the frequency response of an amplifier.

Negative feedback has some advantages like:


- a) It improves gain stability.
- b) Reduce the distortion or noise.
- c) Decreases the output impedance.
- d) Increases the input impedance.
- e) Increases bandwidth
- f) Increase in the range of uniform amplification.

Application of positive and negative feedback :

Due to reduced noise and distortion and increase bandwidth, the negative voltage feedback is used in radio receivers, public address system etc. Where as positive feedback is used in digital electronics to force voltages away from intermediate voltages into '0' and '1' states, loud squealing or howling sound produced by audio feedback in public address systems.

Gain calculation for positive and negative feedback :

A simple feedback loop is shown in the figure.



Feedback amplifier

The feedback amplifier consists of two blocks i.e., amplifier whose gain is A, which is the ratio of output voltage to the input voltage, i.e. $A = V_0 / V_i$

And a feedback network whose feedback factor is β , which is the ratio of feedback voltage to the output voltage i.e. $\beta = V_f / V_0$

For positive feedback, Input voltage $V_i = V_s + V_f = V_s + \beta \cdot V_0$ (Where, V_s is the source voltage)

For negative feedback, Input voltage $V_i = V_s - V_f = V_s - \beta V_0$ (Where, V_s is the source voltage) In

case of positive feedback, the output V_0 is given by

$$V_0 = (V_s + \beta V_0)A$$

or, $V_0 (1 - A\beta) = AV_s$

So, the gain with positive feedback-

$$A_f = V_0 / V_s = A / (1 - A\beta)$$

In case of negative feedback, the output V_0 is given by

$$V_0 = (V_s - \beta V_0)A$$

or, $V_0 (1 + A\beta) = AV_s$

So, the gain with negative feedback-

$$A_f = V_0 / V_s = A / (1 + A\beta)$$

Feedback topologies :

There are four different types of feedback topologies depending on the input signal (voltage or current) to be amplified and form of the output signal (voltage or current).

Topologies are (i) Voltage-Series feedback (ii) Current Series Feedback (iii) Voltage shunt feedback (iv) Current shunt feedback

Usually the 1st term in feedback topology indicates the sampling term and 2nd term indicates mixing term.

The different types of feedback topology is described below-

- a) Voltage-series:




Fig.2 Voltage series feedback configuration

Here both the output signal and the feedback signal are voltage signal and the voltage is feedback to the input in series. Therefore, it is also called as shunt-series feedback. It provides high input impedance and low output impedance. In above fig port 1 refers the output of feedback network where as port 2 refers the input of feedback network. This type of feedback topology is used in voltage amplifiers.

b) Current series:





Fig.3 Current series feedback configuration

Here, the output signal is current signal, but the feedback signal is voltage signal and the voltage is feedback in series to the input. Therefore, it is also called as series-series feedback. This employed high input and output impedance. In fig. port 1 refers the output of feedback network where as port 2 refers the input of feedback network. This type of feedback topology is used in trans-conductance amplifiers.


c) Voltage shunt:



Voltage shunt feedback configuration

Here the output signal is voltage signal, but the feedback signal is current signal. Therefore, it is also called as shunt-shunt feedback. In the fig port 1 refers the output of feedback network where as port 2 refers the input of feedback network. This provides low output impedance and high input impedance. This type of feedback topology is used in trans resistance amplifier.

d) Current shunt:



Current shunt feedback configuration

Here both the output signal and the feedback signal are current signal. The current is feedback in shunt to the input. Therefore, it is also called as series-shunt feedback. In above fig port 1 refers the output of feedback network where as port 2 refers the input of feedback network. It provides high input and low output impedance. This type of feedback topology is used in current amplifiers.

Barkhausen criterion:

It is already discussed that the voltage gain of a positive feedback amplifier is given by

$$A_f = V_o / V_s = A / (1 - A\beta)$$


Where, A is the open loop gain of the amplifier. If a circuit is designed using positive feedback, so that $A\beta = 1$

then the closed loop gain (A_f) would be infinite. The amplifier then delivers an output even with zero input voltage, i.e. the amplifier becomes an oscillator (the overall phase shift of the feedback is 360°). The condition of unity loop that is, $A\beta = 1$ is called Barkhausen criterion.

Concept of Oscillator :

An electronic circuit used to generate the output signal with constant amplitude and constant desired frequency is called as an oscillator. It is also called as a waveform generator which incorporates both active and passive elements.

The primary function of an oscillator is to convert DC power into a periodic signal or AC signal at a very high frequency. An oscillator does not require any external input signal to produce sinusoidal or to start or maintain the conversion process. As long as the DC power is connected to the oscillator circuit, it keeps on producing an output signal with frequency decided by components in it.



Block diagram of oscillator

The above figure shows the block diagram of an oscillator. An oscillator circuit uses a vacuum tube or a transistor to generate an AC output.

The output oscillations are produced by the tank circuit components either as R and C or L and C. For continuously generating output without the requirement of any input from preceding stage, a feedback circuit is used.

From the above block diagram, oscillator circuit produces oscillations that are further amplified by the amplifier. A feedback network gets a portion of the amplifier output and feeds it the oscillator circuit in correct phase and magnitude.


Classification of oscillator Circuit:

Feedback oscillator circuits can be classified according to the type of frequency selective filter they use in the feedback loop.


- RC Oscillator: In this oscillator the filter is a network of resistors and capacitors. RC oscillators are mostly used to generate lower frequencies, for example in the audio range. Common types of RC oscillator circuits are the phase shift oscillator and the Wien bridge oscillator.

Phase Shift Oscillator:


RC phase shift network is a simple resistor capacitor network that can be used to give a desired phase shift to a signal. The circuit diagram of a simple single stage RC network is shown in the figure below



Theoretically in a simple RC circuit, the output voltage will lead the input voltage by a phase angle $\Phi = 90^\circ$. But practically the phase angle will be less than 90° , because it is impossible to get a ideal capacitor. Phase shift of a practical RC network depends on the value of the capacitor, resistor and the operating frequency. So, RC phase-shift oscillator is formed by cascading three RC phase-shift networks, each offering a phase-shift of 60° , as shown by Figure



Using this RC phase shift network transistor based RC phase shift oscillator can be made, which is shown below-



Here the collector resistor R_C limits the collector current of the transistor, resistors R_1 and R_2 (nearest to the transistor) form the voltage divider network while the emitter resistor R_E improves the stability. Next, the capacitors C_E and C_o are the emitter by-pass capacitor and the output DC decoupling capacitor, respectively. Further, the circuit also shows three RC networks employed in the feedback path. This arrangement causes the output waveform to shift by 180° during its course of travel from output terminal to the base of the transistor. Next, this signal will be shifted again by 180° by the transistor in the circuit due to the fact that the phase-difference between the input and the output will be 180° in the case of common emitter configuration. This makes the net phase-difference to be 360° , satisfying the phase-difference condition. One more way of satisfying the phase-difference condition is to use four RC networks, each offering a phase-shift of 45° . Hence it can be concluded that the RC phase-shift oscillators can be designed in many ways as the number of RC networks in them is not fixed. However it is to be noted that, although an increase in the number of stages increases the frequency stability of the circuit, it also adversely affects the output frequency of the oscillator due to the loading effect. The generalized expression for the frequency of oscillations produced by a RC phase-shift oscillator is given by

$$f = 1/2\pi RC\sqrt{2N}$$

Where, N is the number of RC stages formed by the resistors R and the capacitors C. Ignoring loading effects, β can be calculated over the feedback network, and is given by:

$$\beta = V_i/V_o = 1/1 - 5/(\omega RC)^2 + j(1/(\omega RC)^3 - 6/\omega RC)$$

For a phase shift of 180° , the imaginary part is zero, which leads to

$$\omega_0 = 1/\sqrt{6RC}$$


Then, $\beta = -1/29$

and the gain required by the Barkhausen criterion is

$$A = 1/\beta = -29$$

Wien bridge oscillator

The Wien Bridge Oscillator is so called because the circuit is based on a frequency-selective form of the Wheatstone bridge circuit. The Wien Bridge oscillator is a two-stage RC coupled amplifier circuit that has good stability at its resonant frequency, low distortion and is very easy to tune making it a popular circuit as an audio frequency oscillator.



From the above diagram we can see the two transistors are used for giving the phase shift of 360° , which is required for the positive feedback. The base current is applied to the collector terminal of the first transistor and the phase shift is about the 180° . The output of the first transistor is given to the base terminal of the

second transistor Q2 with the help of the capacitor C4. Further, this process is amplified and from the second transistor of collector terminal the phase reversed signal is collected. The frequency selective RC network does not produce any phase shift. The condition for sustained oscillation is-

$$X_c = R$$

Where, X_c = Capacitive reactance = $1/2\pi fc$

R = Resistance of resistors

$$\text{So, } 1/2\pi fc = R$$

The frequency of oscillation of Wien Bridge oscillator is- $f =$

$$1/2\pi\sqrt{R_1 R_2 C_1 C_2}$$

Where, $R_1 = R_2 = R$

And, $C_1 = C_2 = C$

Then, $f = 1/2\pi RC$

At this frequency feedback factor $\beta = 1/3$

Since, for $A\beta \geq 1$, $A \geq 3$


That is, gain of amplifier must be greater than or equal to 3.

- LC Oscillator: In an LC oscillator circuit, the filter is a tuned circuit consisting of an inductor(L) and capacitor (C) connected together. LC oscillators are often used at radio frequencies, in signal generators, tunable radio transmitters and the local oscillators in radio receivers. Typical LC oscillator circuits are the Hartley and Colpitts oscillator.

Hartley Oscillator :

The Hartley oscillator is modified version of the Tuned base oscillator. It is widely used in local oscillator in radio receivers. It can generate wide range of high frequency (20KHz to 30MHz) and it is easy to tune.

The circuit diagram of Hartley oscillator is shown in the following fig. It consist of common emitter amplifier which produces 180° phase shift and a tank circuit with capacitor C and split inductor in feedback. The tank circuit produces 180° phase shift for higher frequency. Voltage divider formed by the resistances R1 and R2 maintains the biasing of transistor. Re is the emitter resistor, which provide thermal stability for the transistor. Ce is the emitter by pass capacitors, which by-passes the amplified AC signals. If the emitter by-pass capacitor not there, the amplified ac voltages will drop across Re and it will get added on to the base-emitter voltage of Q1 and will disrupt the



biasing conditions. C_{in} is the input DC decoupling capacitor while C_{out} is the output DC decoupling capacitor. The task of a DC decoupling capacitor is to prevent DC voltages from reaching the succeeding stage.

The frequency “F” of a Hartley oscillator can be expressed using the equation;

$$f = 1/2\pi\sqrt{LC}$$


Where, C is the capacitance of the capacitor C_1 in the tank circuit.

And $L = L_1 + L_2$, the effective series inductance of the inductors L_1 and L_2 in the tank circuit.

Here the coils L_1 and L_2 are assumed to be wound on different cores. If they are wound on a single core then $L = L_1 + L_2 + 2M$, where M is the mutual inductance between the two coils.

Colpitts oscillator :

Colpitts oscillator is generally used in RF applications and the typical operating range is 20 KHz to 300 MHz. In Colpitts oscillator, the capacitive voltage divider is used in the tank circuit. The circuit diagram of Colpitts oscillator is shown in the figure below.



Here the resistors R_1 and R_2 is used as a voltage divider biasing to the transistor. Resistor R_4 limits the collector current of the transistor. C_{in} is the input DC decoupling capacitor while C_{out} is the output decoupling capacitor. R_e is the emitter resistor which is used for thermal stability. C_e is the emitter by-pass capacitor, which by-pass the amplified AC signals, dropping across R_e . If the emitter by-pass capacitor is not there, the amplified AC signal will drop across R_e and it will alter the DC biasing conditions of the transistor, and the result will be reduced gain. Capacitors C_1 , C_2 and inductor L_1 forms the tank circuit. The resonant frequency of the Colpitts oscillator is given by-

$$f_r = 1 / (2\pi \sqrt{L_1 * C})$$

Where f_r is the resonant frequency


C is the equivalent capacitance of series combination of C_1 and C_2 of the tank circuit

It is given as, $C = (C_1 * C_2) / (C_1 + C_2)$

L_1 represents the self inductance of the coil.


- Crystal Oscillator: In a crystal oscillator circuit the filter is a piezoelectric crystal (commonly a quartz crystal). The crystal oscillator is basically a tuned oscillator as the voltage and current are in same phase. When an ac voltage is applied across an crystal, it starts vibrating at the frequency of supply

voltage, the effect is known as piezoelectric effect and the crystal which exhibit this effect is known as piezoelectric crystal. The crystal oscillator provides a high degree of frequency stability and accuracy. So, these are very useful in those applications where frequency stability is very essential. The crystal oscillators are widely used in communication, transmitter, digital watches and clocks.



Electrical equivalent circuit of quartz crystal

In crystal oscillators, the crystal is mounted between two metal plates, Although the crystal has electro-mechanical resonance but the crystal action can be represented by an electrical resonance circuit, as shown in fig. The crystal actually behaves as a series R-L-C circuit in parallel with C_M where C_M is the capacitance of the mounting electrodes. Because of presence of C_M , the crystal has two resonant frequencies. One of these is the series resonant frequency f_s at which the crystal impedance is very low. The other is parallel resonance frequency f_p which is due to parallel resonance of capacitance C_M and the reactance of the series circuit. In this case crystal impedance is very high. The series resonant frequency is given by $f_s = 1/2\pi\sqrt{LC}$ and, the Parallel resonant frequency is given by $f_p = 1/2\pi\sqrt{L(C_M C / (C_M + C))}$



It appears that f_p is higher than f_s but the two frequencies are very close to each other. It is due to the fact that the ratio C/C_M is very small. To stabilize the frequency of an oscillator, a crystal may be operated at either its series or parallel resonant frequency.

Module V: Operational amplifier:

Ideal op-amp characteristics

The ideal op-amp is characterized by seven properties:

Infinite open-loop voltage gain

Infinite input impedance
Zero output impedance

Zero noise contribution

Zero DC output offset

Infinite bandwidth


Differential inputs that stick together

Differential amplifier

Difference amplifier

- Ideal difference amplifier:
 - Responds to differential input signal v_{id}
 - Rejects the common-mode input signal v_{icm}
- Practical difference amplifier:
 - $v_o = A_d v_{id} + A_{cm} v_{icm}$
 - A_d is the differential gain
 - A_{cm} is the common-mode gain
 - Common-mode rejection ratio (CMRR):

$$CMRR = 20 \log \left| \frac{A_d}{A_{cm}} \right|$$




Single op-amp difference amplifier

$$v_+ = \frac{R_4}{R_3 + R_4} v_{i2} = v_-$$

$$v_o = v_- + iR_2 = v_- + \left(\frac{v_- - v_{i1}}{R_1} \right) R_2 = -\frac{R_2}{R_1} v_{i1} + \frac{1 + R_2/R_1}{1 + R_3/R_4} v_{i2}$$

$$= -\frac{R_2}{R_1} (v_{icm} - v_{id}/2) + \frac{1 + R_2/R_1}{1 + R_3/R_4} (v_{icm} + v_{id}/2)$$


$$= \left(\frac{1 + R_2/R_1}{1 + R_3/R_4} - \frac{R_2}{R_1} \right) v_{icm} + \frac{1}{2} \left(\frac{1 + R_2/R_1}{1 + R_3/R_4} + \frac{R_2}{R_1} \right) v_{id}$$



$$A_d = \frac{1}{2} \left(\frac{1 + R_2/R_1}{1 + R_3/R_4} + \frac{R_2}{R_1} \right) \quad A_{cm} = \left(\frac{1 + R_2/R_1}{1 + R_3/R_4} - \frac{R_2}{R_1} \right)$$

Constant Current Source (Current Mirror)

The most basic building block in the design of IC current sources, also known as the **current mirror**, is shown in the figure to the right (a modified version of Figure 5.27 in your text). The transistors, Q_1 and Q_2 , are matched devices with their bases



and emitters tied together. The transistor designated Q_m in the figure is connected as a diode by shorting its base and collector terminals.

A reference current, I_{REF} , is the input to the current mirror at the collector of the diode-connected transistor Q_1 and the output is taken from the collector of Q_2 . Note: Q_2 must remain in the active (linear) region of operation by keeping its collector voltage higher than the base voltage at all times. It is important that the loading effect of any circuit fed by this current mirror should be inspected to ensure maintaining this mode of operation.

The key point to the analysis of the current mirror circuit is that the transistors are matched and have the same V_{BE} . Using this and examining the circuit above, the input current I_{REF} flows through Q_1 and sets up a voltage across Q_1 . This voltage then appears across the base and emitter of Q_2 since the devices are connected in parallel. Assuming the assumption $I_C \approx I_E$ is valid ($\beta \gg 1$), and using the fact that the transistors are matched, the emitter currents of Q_1 and Q_2 are the same and equal to I_{REF} . As long as Q_2 remains in the active region of operation, the output current, I_{out} , will also be approximately equal to I_{REF} .

If the effect of finite β is considered, the currents are as indicated in the figure above. This may lead to an output current that is not equal to the input reference current, since

$$I_{out} = \frac{\beta}{\beta + 1} I_{REF} \quad \text{and} \quad I_{E1} = \frac{\beta + 2}{\beta + 1} I_{REF} \quad (\text{Equations 5.59 \& 5.60})$$

where the expression for I_{REF} is found by using KCL at the collector of Q_1 . The current gain of the current mirror is

$$\frac{I_{out}}{I_{REF}} = \frac{\beta}{\beta + 2}$$


which approaches unity for β very large. Another deviation of I_{out} from I_{REF} has to do with the Early effect. Since the V_{BE} of Q_2 is constant as determined by I_{REF} , the output resistance of Q_2 determines the dependence of I_{out} . This may be perceived as a disadvantage of this configuration - the output resistance of the current mirror (called R_s in your text) is limited by the r_o of Q_2 , or

$$r_o = \frac{V_A}{I_{out}} = \frac{V_A}{I_{REF}}$$

LEVEL SHIFTER

As mentioned in the previous section, we often assume perfect symmetry and ideally matched devices for differential amplifiers so that the differential common mode output is exactly equal to zero. However (and big surprise), even if the input average value is zero volts, the amplifier output may have a non-zero average voltage due to biasing effects. These offsets appear as dc voltages, usually quite small, and may be of little concern for a simple amplifier. The problem arises when a high gain multi-stage dc amplifier, such as an operational amplifier, encounters these offset voltages. Since the gain of the op-amp is so high, a small offset in one of the earlier stages may propagate through the system and saturate a later stage. This leads to all kind of ugly things – most noticeably an output that may be totally worthless! So... to solve this dilemma, we need something that will give us unity gain for ac signals while allowing us to compensate (add or subtract) a dc voltage to remove the unwanted offset.

The circuit shown to the right is a modified version of Figure 9.7b in your text. Transistor Q_2 forms a constant current source as well as providing an additional resistance in the emitter circuit of Q_1 (Note: any of the current sources of section G2 may be used). With this in mind, transistor Q_1 is configured as an emitter-follower amplifier stage that acts as a level shifter. This level shifter acts as a unity gain amplifier for ac signals while providing an adjustable dc output.



For the dc portion of the analysis, the ac signal (v_{in}) is ignored and a KVL is written about the base-emitter loop of Q_1 :

For the dc portion of the analysis, the ac signal (v_{in}) is ignored and a KVL is written about the base-emitter loop of Q_1 :

$$V_{BB} = I_{B1}R_{B1} + V_{BE1} + I_{E1}R_{E1} + V_{out}$$


where V_{BB} is the dc level acquired from a previous stage and $R_B = R_1 || R_2$. Using the relationship $I_B = I_C / \beta$ and assuming that $I_E \approx I_C$, Equation 9.34 may be solved for the dc value of the output voltage as

$$V_{out} = V_{BB} - I_{C1} \left(\frac{R_{B1}}{\beta} + R_{E1} \right) - V_{BE}.$$

All the parameters in the right hand side of Equation 9.36 are fixed or previously defined except for the value of R_{E1} . By varying R_{E1} , the dc level of the output voltage may be set to any desired value less than $V_{BB} - V_{BE}$ (this is assuming that $I_{C1}R_B/\beta$ is very small). The level shifter illustrated above is used to shift the output **downward** to a lower value. If **upward** shifting is required, the same circuit is used, but pnp transistors are substituted for the npn transistors.

Figure 9.7c, modified and reproduced to the right, is the mid-frequency small signal model of the circuit above. Note that since $\beta_2 I_{B2}$ (the collector current of the current source) is assumed to be a constant dc value, it is an open circuit for ac conditions. In the following discussion, we are going to be assuming that β_1 and β_2 are very large, so that

$$i_{e1} \cong i_{c1} = \beta_1 i_{b1} \cong i_{c2} = \frac{V_{out}}{r_{o2}}.$$



Using KVL, we can write the ac equation of the level shifter as

$$V_{in} = i_{b1} R_{B1} + i_{b1} r_{\pi 1} + i_{e1} R_{E1} + V_{out}.$$

Using the approximations above, we can express the currents of Equation 9.37 as follows:

$$i_{e1} = \frac{V_{out}}{r_{o2}} \quad \text{and} \quad i_{b1} = \frac{V_{out}}{\beta_1 r_{o2}}.$$

Substituting these expressions into Equation 9.37, we can express the ac KVL in terms of circuit components, physical parameters and input and output voltages as

$$\begin{aligned} V_{in} &= \frac{R_{B1} V_{out}}{\beta_1 r_{o2}} + \frac{r_{\pi 1} V_{out}}{\beta_1 r_{o2}} + \frac{R_{E1} V_{out}}{r_{o2}} + V_{out} \\ &= V_{out} \left(\frac{R_{B1} / \beta_1 + r_{\pi 1} + R_{E1}}{r_{o2}} + 1 \right) \end{aligned}$$

(Equation 9.38 Modified)

where $r_{\pi 1} / \beta_1$ has been replaced by r_{e1} . The voltage gain is the ratio of ac output to ac input, or

$$\begin{aligned} \frac{v_{out}}{v_{in}} &= \frac{1}{1 + (R_{B1} / \beta_1 + r_{e1} + R_{E1}) / r_{o2}} \quad (\text{Equation 9.39, Modified}) \\ &= \frac{r_{o2}}{r_{o2} + (R_{B1} / \beta_1 + r_{e1} + R_{E1})} \end{aligned}$$

As r_{o2} becomes very large (which is a characteristic of several of the current sources we discussed), the gain of Equation 9.39 approaches one and the level shifter behaves as an emitter follower for ac signals – which is what we wanted, so this is good!

Common Mode Rejection Ratio

In general, an instrumentation amplifier is required to amplify the difference between two input signals or voltages, V_1 and V_2 as shown in Fig.1. However, as discussed, in the case of many transducers there is often a potential at both inputs present when the input parameter to be measured is zero. This signal is the same at both inputs and is present regardless of the value of the input parameter. This signal is defined as the *Common-Mode* input signal, V_{ic} and should make no contribution to the output voltage of the amplifier. On the other hand, when the value of the input parameter is non-zero, the potential at one input terminal will increase, while that at the other input terminal will decrease proportionately, giving a difference in the potentials at the two input terminals. This difference in the two input potentials is defined as the *Differential-Input* signal, V_{id} . Fig. 1 below shows the common-mode voltage as applied centrally to both input terminals of the amplifier while the differential voltage is considered split between the two inputs as half the differential potential one each side, $V_{id} / 2$. It is applied as a positive sense signal to the non-inverting input of the amplifier and as a negative sense signal to the inverting input of the amplifier.

$V_{id} / 2$




Fig. 1 Differential and Common mode Inputs to a Differential Amplifier

This distribution of common-mode and differential mode signal is illustrated in Fig. 2. The potentials shown represent steady-state or dc levels, but could equally be time-varying or dynamic signals. For example if the signal of interest to be measured were the Electrocardiogram obtained from two electrodes placed on the surface of the body, then this would form the differential input signal. The common-mode signal in this scenario is often composed of mains interference from the electricity supply. This gives rise to an unwanted signal at the input of the amplifier which must be rejected in favour of

the wanted differential signal which should be amplified. The ability of the amplifier to discriminate against the common-mode signal and prevent it from making any contribution to the output voltage of the amplifier is termed

Common-mode Rejection Ratio. Ideally, the common-mode input signal should produce no response at the output but in practice it does make some contribution. A figure of merit used to quantify the extent of an amplifier's ability to reject or suppress the common-mode input signal is the Common-mode Rejection Ratio or CMRR of the amplifier.




Fig. 2 The Distribution of Differential and Common mode Input Voltages
From the above definitions and from Fig. 1 and Fig. 2 we have:

$$V_1 = v_{ic} + \frac{v_{id}}{2} \quad \text{and} \quad V_2 = v_{ic} - \frac{v_{id}}{2}$$

so that:

$$V_{id} = V_1 - V_2 \quad \text{and} \quad V_{ic} = \frac{V_1 + V_2}{2}$$

If the differential amplifier were ideal, it would suppress the common-mode component of the input signal so that the output has no contribution from the common mode input and the output voltage would be simply be given by:

$$V_o = A_d (V_1 - V_2) = A_d V_{id}$$

where A_d is the differential gain of the amplifier as given, for example by Eq. 6 of the previous lecture. However, in practice the amplifier does not fully reject the common mode component of the input signal and this consequently makes some contribution to the output. A common-mode gain, A_c , can therefore also be specified so that the output voltage of the amplifier is given in practice as:

Idea: $M_v = \frac{A_d}{A_c}$ — Obtain practical A_c measurement.

The measure of the ability of the amplifier to reject the common mode input component is, in favour of the differential component is the Common-Mode Rejection Ratio or CMRR of the amplifier. This is defined as:

$$CMRR = \frac{A_d}{A_c} ; \quad \text{ideally } A_c = 0 \quad \text{and } CMRR \rightarrow \infty$$

Then expressing the common-mode gain in terms of the differential gain we have:

$$A_c = \frac{A_d}{CMRR}$$

In this case:

$$V_o = A_d V_{id} + \frac{A_d}{CMRR} V_{ic}$$

CMRR *

The left hand term is the wanted output signal while the right hand term is essentially an error component. The error in the output is then given as the ratio of these components:

$$\varepsilon = \frac{V_{ic}/\text{CMRR}}{V_{id}} = \frac{1}{\text{CMRR}} \frac{V_{ic}}{V_{id}} \times 100\%$$

In order to obtain a desired fractional error ε the required CMRR is:

$$\text{CMRR} = \frac{1}{\varepsilon} \frac{V_{ic}}{V_{id}}$$

For example, if $V_{ic}=1\text{V}$ and $V_{id}=1\text{mV}$, then for a 1% error we need:


$$\text{CMRR} = \frac{1}{0.01} \times \frac{1}{10^{-3}} = 10^5 \equiv 100\text{dB}$$

This is substantial but typical of the CMRR required in bio-amplifiers.

Open & closed loop circuits

Closed-Loop and Open-Loop Gain

Consider the *inverting* amplifier—
a feedback amplifier constructed
with an op-amp



The open-circuit voltage gain of this amplifier:


—

A closed loop

Q: *Closed loop? What does that mean?*


A: The term "closed loop" refers to loop formed by the forward path and the feedback (i.e., feed back) path of the amplifier.

In this case, the forward path is formed by the op-amp, while the feedback path is formed by the feedback resistor R_f .



An open loop


If the loop is broken, then we say the loop is "open". The gain (v_{out}/v_{in}) for the open loop case is referred to as the open-loop gain.



Open and closed loop gains

for example, in the circuit we know that:

$$\begin{aligned} v_+ &= 0 \\ v_{out}^{oc} &= A_{op}(v_+ - v_-) \\ i_1 &= i_2 = 0 \\ v_- &= v_{in} - i_1 R_1 = 0 \end{aligned}$$



Combining, we find the open-loop gain of the amplifier to be:

$$A_{open} = \frac{v_{out}^{oc}}{v_{in}}$$

Once we "close" this loop, we have an amplifier with a closed-loop gain:

$$A_{closed} = \frac{v_{out}^{oc}}{v_{in}} = -\frac{R_2}{R_1}$$

which of course is the open-circuit voltage gain of the inverting amplifier.

Feedback is a wonderful thing


Notice that the closed-loop gain ($-R_2/R_1$) does not explicitly involve the op-amp gain A

- ” The closed-loop gain is determined by two resistor values, which typically are selected to provide sufficient gain (> 1), albeit not so large that the amplifier is easily saturated.
- ” Conversely, the open-loop gain ($-A$) obviously does involve the op-amp gain. Moreover, as in this case, the open-loop gain of a feedback amplifier often only involves the op-amp gain!
- ” As a result, the op-amp goes is often alternatively referred to as the

Notice that doing the feedback loop turns a generally useless amplifier (the gain is too high!) into a very useful one (the gain is just right)

The inverting close-loop configuration

- External components R_1 and R_2 form a close loop
- Output is fed back to the inverting input terminal
- Input signal is applied through the non-inverting terminal



Inverting configuration using ideal op-amp

The required conditions to apply virtual short for op-amp circuit,

1. Negative feedback configuration

2. Infinite open-loop gain


$$v_+ = v_- = 0 \text{ (Virtual ground)}$$

- Infinite differential gain: $v_+ - v_- = v_p, r_i = 0$
- Infinite input impedance: $i_+ = i_- = 0$
- Zero output impedance: $r_o = 0, v_o = -v_i \frac{R_2}{R_1}$
- Voltage gain is negative

3. Input and output signals are out of phase

4. Closed-loop gain depends entirely on external passive components (independent of op-amp gain)

5. Closed-loop amplifier trades gain (high open-loop gain) for accuracy (finite but accurate closed-loop gain)



Noninverting Configuration

The noninverting close-loop configuration

- External components R_1 and R_2 form a close loop
- Output is fed back to the inverting input terminal
- Input signal is applied from the noninverting terminal

Noninverting configuration using ideal op amp

- The required conditions to apply virtual short for op-amp circuit:


- Negative feedback configuration
- Infinite open-loop gain

- Closed-loop gain: $G \equiv v_O/v_I = 1 + R_2/R_1$

- Infinite differential gain: $v_+ - v_- = v_O/A = 0$
- Infinite input impedance: $i_2 = i_1 = v_-/R_1$
- Zero output impedance: $v_O = v_- + i_1 R_2 = v_I (1 + R_2/R_1)$
- Closed-loop gain depends entirely on external passive components (independent of op-amp gain)
- Close-loop amplifier trades gain (high open-loop gain) for accuracy (finite but accurate closed-loop gain)

- Equivalent circuit model for the noninverting configuration

- Input impedance: $R_i = \infty$
- Output impedance: $R_o = 0$
- Voltage gain: $A_{vo} = 1 + R_2/R_1$



Voltage follower/Buffer circuits

The lowest gain that can be obtained from a non-inverting amplifier with feedback is 1. When the non-inverting amplifier gives unity gain, it is called voltage follower because the output voltage is equal to the input voltage and in phase with the input voltage. In other words the output voltage follows the input voltage.


$$v_{out} = Av_d = A (v_1 - v_2)$$

$$v_1 = v_{in}$$

$$v_2 = v_{out}$$

$$v_1 = v_2 \text{ if } A \gg 1$$

$$v_{out} = v_{in}$$



The gain of the feedback circuit (B) is 1.

Module VI: Application of Operational amplifiers:

Op-Amp as Adder

A basic summing amplifier circuit with three input signals is shown on Figure 1.




Figure 1. Summing amplifier

Current conservation at node N_1 gives

$$I_1 + I_2 + I_3 = I_F \quad (1.1)$$

By relating the currents I_1 , I_2 and I_3 to their corresponding voltage and resistance by Ohm's law and noting that the voltage at node N_1 is zero (ideal op-amp rule) Equation (1.1) becomes

$$\frac{V_{in1}}{R1} + \frac{V_{in2}}{R2} + \frac{V_{in3}}{R3} = -\frac{V_{out}}{RF} \quad (1.2)$$

And so V_{out} is

$$V_{out} = -\left(\frac{RF}{R1}V_{in1} + \frac{RF}{R2}V_{in2} + \frac{RF}{R2}V_{in3}\right) \quad (1.3)$$

The output voltage V_{out} is a sum of the input voltages with weighting factors given by the values of the resistors. If the input resistors are equal $R1=R2=R3=R$, Equation (1.3) becomes

$$V_{out} = -\frac{RF}{R}(V_{in1} + V_{in2} + V_{in3}) \quad (1.4)$$

The output voltage is thus the sum of the input voltages with a multiplication constant given by $\frac{RF}{R}$. The value of the multiplication constant may be varied over a wide range and for the special case when $RF = R$ the output voltage is the sum of the inputs

$$V_{out} = -(V_{in1} + V_{in2} + V_{in3}) \quad (1.5)$$

The input resistance seen by each source connected to the summing amplifier is the corresponding series resistance connected to the source. Therefore, the sources do not interact with each other.

OP-Amp as Subtractor:

This fundamental op amp circuit, shown on Figure 2, amplifies the difference between the input signals. The subtracting feature is evident from the circuit configuration which shows that one input signal is applied to the inverting terminal and the other to the non-inverting terminal.




Figure 2. Difference Amplifier

Before we proceed with the analysis of the difference amplifier let's think about the overall behavior of the circuit. Our goal is to obtain the difference of the two input signals ($V_{p2} - V_{p1}$). Our system is linear and so we may apply superposition in order to find the resulting output. We are almost there once we notice that the contribution of the signal V_{in2} to the output is

$$V_{out2} = V_{in2} \left(\frac{R4}{R3 + R4} \right) \left(1 + \frac{R2}{R1} \right) \quad (1.6)$$

and the contribution of signal V_{in1} is

$$V_{out1} = -V_{in1} \left(\frac{R2}{R1} \right) \quad (1.7)$$

And the output voltage is

$$V_{out} = V_{out2} - V_{out1} = V_{in2} \left(\frac{R4}{R3 + R4} \right) \left(1 + \frac{R2}{R1} \right) - V_{in1} \frac{R2}{R1} \quad (1.8)$$

Note that in order to have a subtracting circuit which gives -1 for equal inputs, the weight of each signal must be the same. Therefore

$$\left(\frac{R_4}{R_3}\right) = \left(\frac{R_2}{R_1}\right) \quad (1.9)$$

which holds only if

$$R_4 = R_2 \quad (1.10)$$

The output voltage is now

$$V_{out} = \frac{R_2}{R_1}(V_{in2} - V_{in1}) \quad (1.11)$$

which is a difference amplifier with a differential gain of R_2/R_1 and with zero gain for the common mode signal. It is often practical to select resistors such as $R_4 = R_2$ and $R_3 = R_1$.

The fundamental problem of this circuit is that the input resistance seen by the two sources is not balanced. The input resistance between the input terminals A and B, the differential input resistance, (see Figure 3) is





Figure 5. Differential amplifier

Since $P_{in} = U_{in} I_{in}$, $U_{in} = R_1 I_{in} + R_3 I_{in}$ and thus $P_{in} = (R_1 + R_3) I_{in}^2$. The desire to have large input resistance for the differential amplifier is the main drawback for this circuit. This problem is addressed by the instrumentation amplifier discussed next.

Op-amp Differentiator Circuit



The input signal to the differentiator is applied to the capacitor. The capacitor blocks any DC content so there is no current flow to the amplifier summing point, X resulting in zero output voltage. The capacitor only allows AC type input voltage changes to pass through and whose frequency is dependant on the rate of change of the input signal.

At low frequencies the reactance of the capacitor is "High" resulting in a low gain (R_f/X_c) and low output voltage from the op-amp. At higher frequencies the reactance of the capacitor is much lower resulting in a higher gain and higher output voltage from the differentiator amplifier.

However, at high frequencies an op—amp differentiator circuit becomes unstable and will start to oscillate. This is due mainly to the first—order effect, which determines the frequency response of the op—amp circuit causing a second-order response which, at high frequencies gives an output voltage far higher than what would be expected. To avoid this the high frequency gain of the circuit needs to be reduced by adding an additional small value capacitor across the feedback resistor R_f .

Ok, some math's to explain what's going on!. Since the node voltage of the operational amplifier at its inverting input terminal is zero, the current, i flowing through the capacitor will be given as.

$$I_{IN} = I_F \text{ and } I_F = \frac{V_{IN}}{R_F}$$

The charge on the capacitor equals Capacitance x Voltage across the capacitor

$$Q = CCVI$$

the rate of change of this charge is:

$$\frac{dQ}{dt} = C \frac{dV}{dt}$$

but dQ/dt is the capacitor current, i

$$I = C \frac{dV_{IN}}{dt} = I_F$$

$$-\frac{V_{OUT}}{R_F} = C \frac{dV}{dt}$$

from which we have an ideal voltage output for the op—amp differentiator is given as:


$$V_{OUT} = -R_F C \frac{dV_{IN}}{dt}$$

Therefore, the output voltage V_{out} is a constant times the derivative of the input voltage V_{in} with respect to time. The minus sign indicates a 180° phase shift because the input signal is connected to the inverting input terminal of the operational amplifier.

One final point to mention, the Op-amp Differentiator circuit in its basic form has two main disadvantages compared to the previous operational amplifier integrator circuit. One is that it suffers from instability at high frequencies as mentioned above, and the other is that the capacitive input makes it very susceptible to random noise signals and any noise or harmonics present in the source circuit will be amplified more than the input signal itself. This is because the output is proportional to the slope of the input voltage so some means of limiting the bandwidth in order to achieve closed—loop stability is required.

Op-amp Differentiator Waveforms


If we apply a constantly changing signal such as a Square-wave, Triangular or Sine-wave type signal to the input of a differentiator amplifier circuit the resultant output signal will be changed and whose final shape is dependant upon the RC time constant of the Resistor/Capacitor combination.



Limitation of differentiator circuit and its solution


One final point to mention, the Op—amp Differentiator circuit in its basic form has two main disadvantages compared to the previous operational amplifier integrator circuit. One is that it suffers from instability at high frequencies as mentioned above, and the other is that the capacitive input makes it very susceptible to random noise signals and any noise or harmonics present in the source circuit will be amplified more than the input signal itself. This is because the output is proportional to the slope of the input voltage so some means of limiting the bandwidth in order to achieve closed—loop stability is required.

Improved Op-amp Differentiator Amplifier



Adding the input resistor R_{in} limits the differentiator's increase in gain at a ratio of R_f/R_{in} . The circuit now acts like a differentiator amplifier at low frequencies and an amplifier with resistive feedback at high frequencies giving much better noise rejection. Additional attenuation of higher frequencies is accomplished by connecting a capacitor C_f in parallel with the differentiator feedback resistor, R_f . This then forms the basis of a Active High Pass Filter as we have seen before in the filters section.

Op-amp Integrator Circuit



As its name implies, the Op—amp Integrator is an operational amplifier circuit that performs the mathematical operation of Integration, that is we can cause the output to respond to changes in the input voltage over time as the op—amp integrator produces an output voltage which is proportional to the integral of the input voltage.

In other words the magnitude of the output signal is determined by the length of time a voltage is present at its input as the current through the feedback loop charges or discharges the capacitor as the required negative feedback occurs through the capacitor.


When a step voltage, V_{in} is firstly applied to the input of an integrating amplifier, the unchanged capacitor C has very little resistance and acts a bit like a short circuit allowing maximum current to flow via the input resistor, R_{in} as potential difference exists between the two plates. No current flows into the amplifiers input and point X is a virtual earth resulting in zero output. As the impedance of the capacitor at this point is very low, the gain ratio of X_c/R_{in} is also very small giving an overall voltage gain of less than one, (voltage follower circuit).

As the feedback capacitor, C begins to charge up due to the influence of the input voltage, its impedance X_c slowly increase in proportion to its rate of charge. The capacitor charges up at a rate determined by the RC time constant, (τ) of the series RC network. Negative feedback forces the op—amp to produce an output voltage that maintains a virtual earth at the op—amp's inverting input.


Since the capacitor is connected between the op-amp's inverting input (which is at earth potential) and the op—amp's output (which is negative), the potential voltage, V_c developed

across the capacitor slowly increases causing the charging current to decrease as the impedance of the capacitor increases. This results in the ratio of X_c/R_{in} increasing producing a linearly increasing ramp output voltage that continues to increase until the capacitor is fully charged.

At this point the capacitor acts as an open circuit, blocking any more flow of DC current. The ratio of feedback capacitor to input resistor (X_c/R_{in}) is now infinite resulting in infinite gain. The result of this high gain (similar to the op—amps open—loop gain), is that the output of the amplifier goes into saturation as shown below. (Saturation occurs when the output voltage of the amplifier swings heavily to one voltage supply rail or the other with little or no control in between).




The rate at which the output voltage increases (the rate of change) is determined by the value of the resistor and the capacitor, "RC time constant". By changing this RC time constant value, either by changing the value of the Capacitor, C or the Resistor, R , the time in which it takes the output voltage to reach saturation can also be changed for example.



If we apply a constantly changing input signal such as a square wave to the input of an Integrator, then the capacitor will charge and discharge in response to changes in the input signal. This results in the output signal being that of a sawtooth waveform whose output is affected by the RC time constant of the resistor/capacitor combination because at higher frequencies, the capacitor has less time to fully charge. This type of circuit is also known as a Ramp Generator and the transfer function is given

Op-amp Integrator Ramp Generator



We know from first principles that the voltage on the plates of a capacitor is equal to the charge on the capacitor divided by its capacitance giving Q/C . Then the voltage across the capacitor is output V_{out} therefore: $-V_{out} = Q/C$. If the capacitor is charging and discharging, the rate of change of voltage across the capacitor is given as:

$$V_c = \frac{Q}{C}, \quad V_c = V_x - V_{out} \quad 0 \quad V_{out}$$

$$\frac{dV_{out}}{dt} = \frac{dQ}{C dt} = \frac{1}{C} \frac{dQ}{dt}$$

But dQ/dt is electric current and since the node voltage of the integrating op-amp at its inverting input terminal is zero, $V_x = 0$, the input current I_{in} flowing through the input resistor, R_{in} is given as:

$$I_{in} = \frac{V_{in} - 0}{R_{in}} = \frac{V_{in}}{R_{in}}$$

The current flowing through the feedback capacitor C is given as-

$$I_f = C \frac{dV_{out}}{dt} = C \frac{dQ}{Cdt} = \frac{dQ}{dt} = \frac{dV_{out} \cdot C}{dt}$$

Assuming that the input impedance of the op-amp is infinite (ideal op-amp), no current flows into the op-amp terminal. Therefore, the nodal equation at the inverting input terminal is given as:

$$I_{in} = I_f = \frac{V_{in}}{R_{in}} = \frac{dV_{out} \cdot C}{dt}$$

$$\therefore \frac{V_{in}}{V_{out}} \times \frac{dt}{R_{in} C} = 1$$

From which we derive an ideal voltage output for the Op-amp Integrator as:

$$V_{out} = -\frac{1}{R_{in} C} \int_0^t V_{in} dt = -\int_0^t V_{in} \frac{dt}{R_{in} \cdot C}$$

To simplify the math's a little, this can also be re-written as:

$$V_{out} = -\frac{1}{j\omega RC} V_{in}$$

Where $\omega = 2\pi f$ and the output voltage V_{out} is a constant $1/RC$ times the integral of the input voltage V_{in} with respect to time. The minus sign (-) indicates a 180° phase shift because the input signal is connected directly to the inverting input terminal of the op-amp.

Limitation of Integrator circuit and its solution

If we changed the above square wave input signal to that of a sine wave of varying frequency the Op—amp Integrator performs less like an integrator and begins to behave more like an active "Low Pass Filter", passing low frequency signals while attenuating the high frequencies.

At 0Hz or DC, the capacitor acts like an open circuit blocking any feedback voltage resulting in very little negative feedback from the output back to the input of the amplifier. Then with just the feedback capacitor, C, the amplifier effectively is connected as a normal open—loop amplifier which has very high open—loop gain resulting in the output voltage saturating.

This circuit connects a high value resistance in parallel with a continuously charging and discharging capacitor. The addition of this feedback resistor, R2 across the capacitor, C gives the circuit the characteristics of an inverting amplifier with finite closed-loop gain of $R2/R1$. The result is at very low frequencies the circuit acts as an standard integrator, while at higher frequencies the capacitor shorts out the feedback resistor, R2 due to the effects of capacitive reactance reducing the amplifiers gain. the AC •• P-arn P I Ucejgralor wich DC Gain Control



When the DC integrator above whose output voltage at any instant will be the integral of a waveform so that when the input is a square wave, the output waveform will be triangular. For an AC integrator, a sinusoidal input waveform will produce another sine wave as its output which will be 90° out-of-phase with the input producing a cosine wave.

Further more, when the input is triangular, the output waveform is also sinusoidal. This then forms the basis of a Active LowPass Filter as seen before in the filters section tutorials with a corner frequency given as.

Instrumentation Amplifier

Figure 4 shows our modified differential amplifier called an instrumentation amplifier (IA). Op amps U1 and U2 act as voltage followers for the signals V_{in1} and V_{in2} which see the infinite input resistance of op amps U1 and U2. Assuming ideal op amps, the voltage

at the inverting terminals of op amps U2 and U are equal to the corresponding input voltages. The resulting current flowing through resistor R1 is

$$I_1 = \frac{V_{in1} - V_{in2}}{R1} \quad (1.12)$$

Since no current flows into the terminals of the op amp, the current flowing through resistor R2 is also given by Equation (1.12).




Figure 4. Instrumentation Amplifier circuit

Since our system is linear the voltage at the output of op-amp U1 and op-amp U2 is given by superposition as

$$V_{01} = \left(1 + \frac{R2}{R1}\right)V_{in1} - \frac{R2}{R1}V_{in2} \quad (1.13)$$

$$V_{02} = \left(1 + \frac{R2}{R1}\right)V_{in2} - \frac{R2}{R1}V_{in1} \quad (1.14)$$

Next we see that op amp U3 is arranged in the difference amplifier configuration examined in the previous section (see Equation (1.11)). The output of the difference amplifier is

$$V_{out} = \frac{R4}{R3} \left(1 + \frac{2R2}{R1}\right) (V_{in2} - V_{in1}) \quad (1.15)$$

The differential gain, $\frac{R4}{R3} \left(1 + \frac{2R2}{R1}\right)$, may be varied by changing only one resistor: R1.

Op-amp Comparator

A comparator, in electronics, is a circuit configuration that compares two voltages (or currents) and indicates which one is larger. Thus, the inputs to a comparator should be different in nature. Comparators can be easily configured using op-amps, since the op-amps have high gain and balanced difference inputs. Theoretically, an op-amp in open-loop configuration (no feedback) can be used as a comparator. When the input voltage at the non-inverting terminal

V_+ is greater than the voltage at the inverting input terminal V_- , the output of the op-amp saturates at its positive extreme. When the non-inverting input voltage drops below the inverting input voltage, the op-amp output switches to its negative saturation level. Comparator circuits are most widely used in analog-to-digital converters (ADCs) and in oscillators.

Op-amp Inverting Comparator

In an inverting comparator, the input voltage V_i is applied to the inverting input terminal of the op-amp and the non-inverting input terminal is connected to reference voltage V_{ref} through resistors R_1 and R_2 . As long as the input voltage V_i is less than the reference voltage V_{ref} , the output of the op-amp remains positively saturated. When V_i goes above the reference voltage, the output of the op-amp switches to its negative saturation level and remains negatively saturated as long as V_i is less than V_{ref} . The circuit of a comparator using op-amp is shown in the figure below.




Fig: Inverting Comparator using Op-amp

By choosing the values of resistors R and R_t , the reference voltage V_{ref} can be adjusted and the comparator can be used to compare input voltage with the corresponding reference voltage.

$$V_{out} = +V_{sat} \text{ if } V_{in} < V_{ref}$$

$$= -V_{sat} \text{ if } V_{in} > V_{ref}$$

The input and output waveforms of an op-amp inverting comparator is shown in the figure below.




Fig: Input Output Waveforms of Inverting Comparator

Op-amp Non-Inverting Comparator




Fig: Non-Inverting Comparator using Op-amp

In the case of an op-amp non-inverting comparator, the input voltage V_{in} applied to the non-inverting input terminal and the reference voltage, V_{ref} , is connected to the inverting input terminal then the input voltage V_{in} greater than the reference voltage V_{ref} - the op-amp output is positively saturated. In practice, the difference $V_{in} - V_{ref}$ will be a positive value. Since there is no feedback to the op-amp input, the open-loop gain of the op-amp will be infinity. Hence the output will swing to its maximum possible value, $+V_{sat}$. Then the input voltage falls below the reference voltage, the output switches to its negative saturation voltage.

$$V_{out} = +V_{sat} \text{ if } V_{in} > V_{ref}$$

$$= -V_{sat} \text{ if } V_{in} < V_{ref}$$

Op-amp Logarithmic Amplifier

An operational amplifier can be configured to function as a Logarithmic amplifier, or simply Log amplifier. Log amplifier is a non-linear circuit configuration, where the output is N times the Logarithmic value of the input voltage applied. Log amplifiers find the applications in computations such as multiplication and division of signals, computation of powers and roots, signal compression and decompression, as well as in process control in industrial applications. A Log amplifier can be constructed using a bipolar junction transistor in the feedback to the op-amp, since the collector current of a BJT is logarithmically related to its base-emitter voltage.




Fig. Op-amp logarithmic amplifier

The circuit of a fundamental log amplifier using op-amp is shown in the figure above. The necessary condition of the log amplifier to work is that the input voltage always must be positive. It can be seen that $V_{t} = V$

Since the collector terminal of the transistor is held at virtual ground and the base terminal is also grounded, the voltage-current relationship becomes that of a diode and is given by,

$$I_E = I_s [e^{V_{BE}/kT} - 1]$$

there,

I_s - the saturation current,

k - Boltzmann's constant

T - absolute temperature (in $^{\circ}K$)

Since $I_E = I_C$ for grounded base transistor,

$$I_C = I_s [e^{q(V_{BE})/kT} - 1]$$

$$(I_C / I_s) = [e^{q(V_{BE})/kT} - 1]$$

$$(I_C/I_S) + 1 = [e^{q(V_{be})/kT}]$$

$$(I_C + I_S)/I_S = e^{q(V_{be})/kT}$$

$$e^{q(V_{be})/kT} = (I_C/I_S) \text{ since } I_C \gg I_S$$

Taking natural log on both sides of the above equation, we get

$$V_p - (kT/q) \ln(I_C/I_S)$$

The collector current I_C , V_{in} , R and V_{out} — V

Therefore,

$$V_{out} = -(kT/q) \ln[V_{in}/R_1 I_S]$$

The output of the circuit is, thus, proportional to the log of the input voltage. However, the output is dependent on the saturation current which varies from transistor to transistor and also with temperature. Compensation circuits can be added to stabilize the output against these variations.

Anti-Logarithmic Amplifier or Exponential Amplifier

Anti-logarithmic or exponential amplifier (or simply antilog amplifier) is an op-amp circuit configuration whose output is proportional to the exponential value or anti-Log value of the input. Antilog amplifier does the exact opposite of a Log amplifier. AntiLog amplifiers along with log amplifiers are used to perform analogue computations on the input signals. The circuit of an antiLog amplifier using op-amp is shown in the figure below.




Fig: Anti-logarithmic Amplifier

It is noted that by exchanging the positions of the transistor and the resistor, the Log amplifier can be made to work as antiLog amplifier. The base-emitter voltage of the transistor is maintained at ground potential from the virtual ground concept. The current I_E for the transistor is given by,

$$I_E = I_S [e^{q(V_{be})/kT} - 1]$$

For a grounded base transistor, $I_E = I_C$ Therefore,

$$I_C = I_S [e^{q(V_{be})/kT} - 1]$$

Where, I_S - saturation current of the transistor.

$$V_{out} = I_C R_1$$

$$V_{out} = I_S [e^{q(V_{be})/kT} - 1] R_1$$

Also, for the above circuit $V_{be} = -V_{in}$ Therefore,


$$V_{out} = R_1 I_S [e^{q(-V_{in})/kT} - 1]$$

Antilog amplifiers are also prone to unstable outputs, due to the variations in I_S for different transistors and temperature dependence. Compensating circuits can be added to stabilize the output against such variations.

Current to voltage converters

A variety of transducers produce electrical current in response to an environmental condition. Photodiodes and photomultipliers are such transducers which respond to electromagnetic radiation at various frequencies ranging from the infrared to visible to x-rays.

A current to voltage converter is an op amp circuit which accepts an input current and gives an output voltage that is proportional to the input current. The basic current to voltage converter is shown on Figure 5. This circuit arrangement is also called the transresistance amplifier.



Current to voltage converter

I_{in} represents the current generated by a certain transducer. If we assume that the op amp is ideal, KCL at node NJ gives

$$I_1 + \left(\frac{V_{out} - 0}{R} \right) = 0 \Rightarrow V_{out} = -RI_1 \quad (1.16)$$

The “gain” of this amplifier is given by R . This gain is also called the sensitivity of the converter. Note that if high sensitivity is required for example $1\text{V}/\text{pA}$ then the resistance R should be $1\text{M}\Omega$. For higher sensitivities unrealistically large resistances are required.

A current to voltage converter with high sensitivity may be constructed by employing the T feedback network topology shown on Figure 6.

In this case the relationship between V_{out} and I_{in} is

$$\left(\frac{V_{out}}{I_{in}} \right)$$

Voltage to Current converter


A voltage to current (V-I) converter accepts as an input a voltage V_{in} and gives an output current of a certain value.

In general the relationship between the input voltage and the output current is

$$I_{out} = S V_{in} \quad (i.ia)$$

Where S is the sensitivity or gain of the V-I converter.

Figure 7 shows a voltage to current converter using an op-amp and a transistor. The op-amp forces its positive and negative inputs to be equal; hence, the voltage at the negative input of the op-amp is equal to V_{in} . The current through the load resistor, R_L , the transistor and R is consequently equal to V_{in}/R . We put a transistor at the output of the op-amp since the transistor is a high current gain stage (often a typical op-amp has a fairly small output current limit).




Voltage to current converter

SCHMITT TRIGGER USING OP-AMP

Schmitt Trigger or Regenerative Comparator Circuit

A Schmitt trigger circuit is also called a regenerative comparator circuit. The circuit is designed with a positive feedback and hence will have a regenerative action which will make the output switch levels. Also, the use of positive voltage feedback instead of a negative feedback, aids the feedback voltage to the input voltage, instead of opposing it. The use of a regenerative circuit is to remove the difficulties in a zero-crossing detector circuit due to low frequency signals and input noise voltages. Shown below is the circuit diagram of a Schmitt trigger. It is basically an inverting comparator circuit with a positive feedback. The purpose of the Schmitt trigger is to convert any regular or irregular shaped input waveform into a square wave output voltage or pulse. Thus, it can also be called a squaring circuit.

SCHMITT TRIGGER USING OP - AMP 741C




Schmitt Trigger Circuit Using Op-Amp uA741 IC

As shown in the circuit diagram, a voltage divider with resistors R_{div1} and R_{div2} is set in the positive feedback of the 741 IC op-amp. The same values of R_{div1} and R_{div2} are used to get the resistance value $R_{par} = R_{div1} \parallel R_{div2}$ which is connected in series with the input voltage. R_{par} is used to minimize the offset problems. The voltage across R_{div1} is feedback to the non-inverting input.

The input voltage V_i triggers m changes the state of output V_{out} every time it exceeds its voltage levels above a certain threshold value called Upper Threshold Voltage (V_{upt}) and Lower Threshold Voltage (V_{lpt}).

Let us assume that the inverting input voltage has a slight positive value. This will cause a negative value in the output. This negative voltage is feedback to the non-inverting terminal (+) of the op-amp through the voltage divider. Thus, the value of the negative voltage that is feedback to the positive terminal becomes higher. The value of the negative voltage becomes again higher until the circuit is driven into negative saturation ($-V_{sat}$). Now, let us assume that the inverting input voltage has a slight negative value. This will cause a positive value in the output. This positive voltage is feedback to the non-inverting terminal (+) of the op-amp through the voltage divider. Thus, the value of the positive voltage that is feedback to the positive terminal becomes higher. The value of the positive voltage becomes again higher until the circuit is driven into positive saturation ($+V_{sat}$). This is why the circuit is also named a regenerative comparator circuit.



When $V_{out} = -V_{sat}$, the voltage across R_{div1} is called Upper Threshold Voltage (V_{upt}). The input voltage, V_{in} must be slightly more positive than V_{upt} in order to cause the output V_e to switch from $+V_{sat}$ to $-V_{sat}$. When the input voltage is less than V_{upt} , the output voltage V_{out} is at $-V_{sat}$.

Upper Threshold Voltage, $V_{up4} = +V_{sa4} \left\{ \frac{R_{div1}}{R_{div1} + R_{div2}} \right\}$

When $V_{out} = +V_{sat}$, the voltage across R_{div1} is called Lower Threshold Voltage (V_{lpt}). The input voltage V_{in} must be slightly more negative than V_{lpt} in order to cause the output V_e to switch from $-V_{sat}$ to $+V_{sat}$. When the input voltage is less than V_{lpt} , the output voltage V_{out} is at $-V_{sat}$.

If the value of V_{uPT} and V_{lPT} are higher than the input noise voltage, the positive feedback will eliminate the false output transitions. With the help of positive feedback and its regenerative behaviour the output voltage will switch between the positive and negative saturation voltages.

Hysteresis Characteristics

Since a comparator circuit with a positive feedback is used, a dead band condition hysteresis can occur in the output. When the input of the comparator has a value higher than V_{uPT} , its output switches from $+V_{sat}$ to $-V_{sat}$ and reverts back to its original state, $+V_{sat}$, when the input value goes below V_{lPT} . This is shown in the figure below. The hysteresis voltage can be calculated as the difference between the upper and lower threshold voltages


$$V_{hysteresis} = V_{uPT} - V_{lPT}$$

Substituting the values of V_{uPT} and V_{lPT} from the above equations.

$$V_{hysteresis} = +V_{sat} \left(\frac{R_{div1}}{R_{div1} + R_{div2}} \right) - \left\{ -V_{sat} \left(\frac{R_{div1}}{R_{div1} + R_{div2}} \right) \right\}$$

$$V_{hysteresis} = 2V_{sat} \left(\frac{R_{div1}}{R_{div1} + R_{div2}} \right)$$

SCHMITT TRIGGER - INPUT OUTPUT CHARACTERISTICS
HYSTERESIS VOLTAGE PLOT



Applications of Schmitt Trigger

Schmitt trigger is mostly used to convert a very slowly varying input voltage into an output having abruptly varying waveform occurring precisely at certain predetermined value of input voltage. Schmitt trigger may be used for all applications for which a general comparator is used. Any type of input voltage can be converted into its corresponding square signal wave. The only condition is that the input signal must have large enough excursion to carry the input voltage beyond the limits of the hysteresis range. The amplitude of the square wave is independent of the peak-to-peak value of the input waveform.

Precision Rectifier

Precision half-wave rectifiers

An operational amplifier can be used to linearize a non-linear function such as the transfer function of a semiconductor diode. The classic half-wave rectifier circuit shown in Figure 1 exhibits considerable distortion and truncation when the input signal level is low.




Figure 1: Simple half-wave rectifier with large signal input to minimize output distortion

If the diode is placed in the feedback of an operational amplifier the linearity at small signal levels is greatly improved as a result of the high amplifier gain. At high signal levels the circuit functions practically as if perfect. Signals at low frequencies down to a few millivolts peak will be accurately half-wave rectified. The only limit is the open loop gain and slew rate of the operational amplifier at the highest significant harmonic of the half-wave signal. Higher gain leads to more accurate rectification.

Figure 2 illustrates the classic precision half-wave rectifier. Series capacitor, C_1 , blocks DC from the circuit and R_1 provides a path for bias current to operational amplifier, U_1 . Diode, D_1 , conducts when V_p is positive and unity-gain amplifier, U_2 , buffers the rectified signal. Diode, D_2 , is reversed biased and therefore not part of the circuit when the input signal is positive. Feedback from U_2 applied to the inverting input of U_1 . The action of the output of U_1 is to go to such a voltage that the signal at the inverting input matches the signal at the non-inverting input. Thus, since D_1 is in the long feedback loop of U_1 , the output of U_2 matches V_p during the time that V_p is positive — i.e. output waveform matches input waveform even when V_p is only in the low millivolt range.

When V_p is negative then the output of U_1 is negative and D_1 is reversed biased — thus the non-inverting input to U_2 is zero and V_o is zero. Diode, D_2 , is now forward biased and again the output of U_1 goes to the required voltage so that its inverting input matches its non-inverting input. During this time there is a voltage drop across R_s since V_{in} is zero and the inverting input to U_1 is negative.

The waveform at the output of U_1 requires a very high slew rate as the output transitions from forward bias on one diode to forward bias on the other diode — note the rapid jumps in voltage at the zero crossings. When the amplifier is not capable of slewing fast enough then the leading edge of the half-cycle is truncated. A common error in using this circuit is overlooking the bandwidth requirement of the amplifiers. As a rough guide the gain-bandwidth product of the amplifier should be at least 100 times the frequency of the sine wave or noticeable waveform distortion will occur particularly for low amplitude input signals. With ordinary operational amplifiers the circuits shown here operate up to a few kHz and a few tens of kHz with wider bandwidth amplifiers. Accurate higher frequency operation requires advanced methods beyond the scope of this note.




Figure 2 : Precision half-wave rectifier

An alternate form of the precision half-wave rectifier is shown in Figure 3. U_1 is an inverting amplifier so the V_1 output of U_1 is the negative portion of V_p . D_1 conducts when V_1 is negative thus making a positive voltage across R_2 which is buffered by U_2 . Diode D_2 provides a feedback path when V_p is positive.

An alternate form of the precision half-wave rectifier is shown in Figure 3. U1 is an inverting amplifier so the Vo output of U2 is the negative portion of Vp. Di1 conducts when Vp is negative thus making a positive voltage across Ri which is buffered by U2. Diode D2 provides a feedback path when Vp is positive.




Figure 3 : Alternate precision half-wave rectifier

Figure 4 shows a modified version of the circuit in Figure 3 to provide smooth the half-wave rectified signal into a steady DC voltage. Circuits like this are known as “average responding” and are often used in low-cost non-true-rms responding AC voltmeters. Average responding detectors are generally calibrated to produce a voltage corresponding to the rms of a sine wave and will be inaccurate for any other waveform. The average value of the rectified signal is across Ct. For a sine wave the half-wave DC average voltage is given by Equation 1. This

equation is only true for sine waves. Square wave, triangle waves, and other waveforms have different factors. The time constant of R Ct should generally be several hundred milliseconds.

$$V_{DC} = \frac{V_P}{\sqrt{2}} = V_{rms} \frac{\sqrt{2}}{2} = 0.450 V_{rms}$$




Figure 4: Precision half-wave rectifier with DC smoothing filter.

Precision full-wave rectifiers

A useful signal processing function is the absolute value circuit. The name, full-wave rectifier, is a special case application where the input signal is AC coupled to remove any DC component. That is the only distinction between the two names — the circuits are the same. The more general absolute value circuit operates from DC up to its maximum frequency and is not thought of as a rectifier although it will obviously perform that task.

The classic absolute value circuit is shown in Figure 5. Although the circuit might look complicated the analysis is simple when broken into its parts. The circuit around U1 is just like that in Figure 3 except that the diodes are reversed so the voltage waveform at point X is inverted. U1 and resistors, R1, R2, and R3, is an inverting summer with a gain of -1 to Vp and a gain of -2 to the voltage at point X. Note that when Vp is negative the voltage at point X is zero, as D2 is reversed biased and D1 is forward biased. In that case the output voltage of U1, Vp, is the inverted magnitude of Vp — the voltage at point X is zero and contributes nothing. When Vp is positive the voltage at point X is the negative of Vp. The output of U1 is then the negative of Vp minus twice the negative of Vp since the gain of U1 to the voltage at point X is -R3/R2 which is -2. Expressed as an equation, $U_{p1} = -U_{p2} - (-2)U_{p2} = U_{p2}$.

For proper operation all the resistors should be matched and the 5K should be very accurately half the 10K. Otherwise there will be waveform distortions and there will be considerable error for operation at low voltages in the tens of millivolts and less.




Figure 5: Classic absolute value circuit

An absolute value circuit based on a dual half-wave circuit is shown in Figure 6. Analysis of the circuit is simple although a common error is omitting the effect of R_3 . For this circuit to work properly it is important that R_2 and R_3 be matched in resistance and that R_1 and R_4 be matched as well. Ideally all four resistors match. R_5 just sets a scale factor and can be higher or lower than the other resistors as shown in a subsequent example. The analysis will be performed with all five resistors the identical value as shown in the figure. Operation is as follows.

When V_p is positive the output of U_1 goes negative so that the voltage at the anode of D_1 is $-V_p$ and the voltage at the cathode of D_2 is zero. Thus, U_1 acts as an inverting amplifier and $V_x = -V_p$.

When V_y is negative the output of U_1 goes positive so that the voltage at the cathode of D_2 goes positive — an error is to assume it goes to $-V_p$ — keep in mind the path through R_3 . Let us call that voltage V_x . We note that the voltage at the inverting input of U_1 must also be V_x . We then note that the total feedback current to the inverting input of U_1 is $I = U_p/R_2 + V_x/(R_3 + R_1)$. Since this current is identical to $U_p/10K$ then $U_p = -(2/3)V_x$. The non-inverting gain of U_2 is 1.5 (remember that R_3 is in the circuit) so $V_o = -1.5V_x = V_p$, a positive voltage.




Figure 6: Alternate absolute value circuit

One undesirable trait of the circuits in Figures 5 and 6 is that considerable resistor matching is required for proper operation. Mismatching of the resistors results in a variety of distortions as shown in Figure 7. In the first case the gain is different for the two half-cycles. In the second and third cases the crossover points do not lineup in addition of gain mismatch.




Figure 7: Examples of distortion caused by resistors not being matched

The circuit shown in Figure 8 is believed to be the simplest possible absolute value circuit and has the feature that only two resistors, R_k and R_s , need to be matched. R_k is nominally the same resistance but does not need to match.

When V is positive D_1 is forward biased (D_2 is reversed biased) and U_2 acts as a unity gain buffer to V . Feedback through R_k and R_2 causes V to match V . When V is negative then D_2 is forward biased (D_1 is reversed biased) and the output of U_1 goes to the required voltage so that its inverting input matches V . U_2 is now an inverting amplifier so that V is $-V$ — i.e. always positive.

large, there will be errors at high frequencies. The correct amount of capacitance is as small as possible consistent with no oscillation on the V waveform.




Figure 8 : Simplest possible absolute value circuit

Figure 9 shows a precision full-wave rectifier with DC smoothing. As shown, V is a DC voltage equal to the rms voltage of V provided that V is a sine wave. That relation will not hold true for other waveforms. The smoothing time constant set by the 330K and 1 μ F capacitors is one-third of a second which gives a full settling time of about 2 seconds. C_2 and C_3 should be smaller to reduce that time. U_1 and U_2 should be precision DC amplifiers and have very low input bias currents — preferably less than 1 nA.

U_1 should have wide bandwidth. U_1 and U_2 should be precision DC amplifiers and have very low input bias currents — preferably less than 1 nA.

The voltage across R_2 is a positive half-cycle and the voltage across R_3 is a negative half-cycle. Those half-cycles are DC averaged by filters, R_4C_2 and R_5C_3 . The difference amplifier provides a gain a two. With V_{IN} a sine wave of rms voltage, V_{rms} , the DC output voltage, V_O is found as follows. The two factors of 2 account for the difference amplifier applying a gain of two on the difference between the positive DC average and the negative DC average.

$$V_O = V_{RMS} \left(\frac{2.0}{3.6} \right) \left(\frac{\sqrt{2}}{\pi} \right) (2)(2) = 1.0004V_{RMS}$$

(2)




Figure 9: Full-wave rectifier with DC smoothing filter

Module VII: Power amplifiers:

A Power amplifier is large signal amplifier and this is generally a last stage of a multistage amplifier. The function of a practical power amplifier is to amplify a weak signal until sufficient power is achieved to operate a loudspeaker or output device. Typical output power rating of a power amplifier will be 1W or higher. The blocks of a practical amplifier is as follows-Voltage amplifier- Voltage amplifier- Driver stage -Output stage-Speaker. The driver stage operates as a class A power amplifier and supplies the drive for the output stage. The last output stage is essentially a power amplifier and its purpose is to transfer maximum power to the output device (speaker). The output stage generally employ class B amplifiers in push-pull arrangement. A large signal amplifier means much larger portion of load line is used during signal operation compared to small signal amplifier. A small signal amplifier (handle ac signal $<10\text{mV}$) operate over a linear portion of load line. In case of power amplifier, we cannot use small signal approximation directly to calculate voltage gain, current gain and input/output impedance. Ideal power amplifier will deliver 100% of the power it draws from the supply to load. In practice, this can

never occur. The reason for this is the fact that the components in the amplifier will all dissipate some of the power that is being drawn from the supply.

Parameters of power amplifier:


Amplifier Efficiency: A figure of merit for the power amplifier is its efficiency. It is defined as a ratio of output ac power to the input dc power.

Distortion: The change in output wave shape from the input wave shape of an amplifier is known as distortion. The distortion can be reduced using negative feedback in amplifier.

Power dissipation capability: The ability of a power amplifier to dissipate heat is known as power dissipation capability. To achieve better heat dissipation heat sink (metal case) is attached with power transistor. The increase surface area allows heat to escape easily.

Class A power amplifier:

Class A power amplifier is a type of power amplifier where the output transistor is ON full time and the output current flows for the entire cycle of the input wave form. Class A power amplifier is the simplest of all power amplifier configurations. They have high fidelity and are totally immune to crossover distortion. Even though the class A power amplifier have a handful of good feature, they are not the prime choice because of their poor efficiency. Since the active elements (transistors) are forward biased full time, some current will flow through them even though there is no input signal and this is the main reason for the inefficiency. Output characteristics of a Class A power amplifier is shown in the figure below.




Class A power amplifier output characteristics
AC load line

From the above figure it is clear that the Q-point is placed exactly at the center of the DC load line and the transistor conducts for every point in the input waveform. The theoretical maximum efficiency of a Class A power amplifier is 50%. In practical scenario, with capacitive coupling and inductive loads (loud speakers), the efficiency can come down as low as 25%. This means 75% of power drawn by the amplifier from the supply line is wasted. Majority of the power wasted is lost as heat on the active elements (transistor). As a result, even a moderately powered Class A power amplifier require a large power supply and a large heat sink.

Transformer coupled Class A power amplifier:

An amplifier where the load is coupled to the output using a transformer is called a transformer coupled amplifier. Using transformer coupling the efficiency of the amplifier can be improved to a great extent. The coupling transformer provides good impedance matching between the output and load and it is the main reason behind the improved efficiency. Impedance matching means making the output impedance of the amplifier equal to the input impedance of the load and this is an important criteria for the transfer of maximum power. Circuit diagram of typical single stage Class A amplifier is shown in the circuit diagram below.



Impedance matching can be attained by selecting the number of turns of the primary so that its net impedance is equal to the transistors output impedance and selecting the number of turns of the secondary so that its net impedance is equal to the loudspeakers input impedance.

Advantages of transformer coupled amplifier:


- Main advantage is the improvement of efficiency.
- Provides good DC isolation as there is no physical connection between amplifier output and load.
Audio signals pass from one side to other by virtue of induction.

Disadvantages of transformer coupled amplifier:


- It is a bit hard to make/find an exactly matching transformer.
- Transformers are bulky and so it increases the cost and size of the amplifier.
- Transformer winding does not provide any resistance to DC current. If any DC components are present in the amplifier output, it will flow through the primary winding and saturate the core. This will result in reduced transformer action.
- Transformer coupling reduces the low frequency response of the amplifier.
- Transformer coupling induces hum in the output.
- Transformer coupling can be employed only for small loads.

Class B power amplifier:

Class B amplifier is a type of power amplifier where the active device (transistor) conducts only for one half cycle of the input signal. That means the conduction angle is 180° for a Class B amplifier. Since the active device is switched off for half the input cycle, the active device dissipates less power and hence the efficiency is improved. Theoretical maximum efficiency of Class B power amplifier is 78.5%. The schematic of a single ended Class B amplifier and input, output waveforms are shown in the figure below.




From the above circuit it is clear that the base of the transistor Q1 is not biased and the negative half cycle of the input waveform is missing in the output. Even though it improves the power efficiency, it creates a lot of distortion. Only half the information present in the input will be available in the output and that is a bad thing. Single ended Class B amplifiers are not used in present day practical audio amplifier application and they can be found only in some earlier gadgets. Another place where you can find them is the RF power amplifiers where the distortion is not a matter of major concern. Anyway, Class C amplifiers are more often used in RF power amplifier applications. Output characteristics of a single ended Class B power amplifier is shown in the figure below.



Class B power amplifier output characteristics

One way to realize a practical Class B amplifier is to use a pair of active devices (transistors) arranged in push-pull mode where one transistor conducts one half cycle and the other transistor conducts the other half cycle. The output from both transistors are then combined together to get a scaled replica of the input. But there is a snag – there must be some way to split the input wave form to feed the individual transistors and there must be some way to put together the output of the individual transistors. Transformer coupling is solution for this problem and such amplifiers are called transformer coupled Class B amplifiers.

Transformer coupled Class B amplifier:




Transformer coupled Class B amplifier

The circuit diagram of a simple transformer coupled class B power amplifier is shown in the figure above. Transistor Q1 and Q2 are the active elements. The transformer T1 reproduces the input signal into two copies which are 180° out of phase. From the above figure you can see that the transistor Q1 amplifies the positive half of the input signal and transistor Q2 amplifies the negative half of the input signal. Current flow path of the two transistors are also depicted in the above figure. The amplified two halves are joined together by the transformer T2. If an ideal transformer is used the DC components of the collector current of each transistors will flow in opposite directions through the transformer primary and they will cancel each other. That means there is no core saturation and there will be no DC components in the output.

Since the transistors are not biased they remains OFF when there is no input signal and no current flows through the load. Each transistor starts conduction only when the amplitude of the input signal goes above the base-emitter voltage (V_{be}) of the transistor which is about 0.7 V. This improves the efficiency but creates a problem called cross-over distortion.

Cross over distortion:

Since the active elements start conduction only after the input signal amplitude has risen above 0.7V, the regions of the input signal where the amplitude is less than 0.7V will be missing in the output signal and it is called cross over distortion. The schematic representation of cross-over distortion is shown in the figure below. In the figure, you can see that the regions of the input waveform which are under 0.7V are missing in the output waveform.




Advantages of Class B amplifier:

- High efficiency when compared to the Class A configurations.
- Push-pull mechanism avoids even harmonics.
- No DC components in the output (in ideal case).

Disadvantages of Class B amplifier:

- The major disadvantage is the cross-over distortion.
- Coupling transformers increases the cost and size.
- It is difficult to find ideal transformers.
- Transformer coupling causes hum in the output and also affects the low frequency response.
- Transformer coupling is not practical in case of huge loads. **Class AB power amplifier:**

In Class AB configuration, the active elements (transistors) are slightly biased so that the conduction angle is slightly more than 180° but much less than 360° . The transistors conduct for more than a half cycle but much less than the full cycle. That means there will be no instant where both transistors are OFF simultaneously and thus cross-over distortion is eliminated. Class AB configuration is actually a trade-off between Class A and Class B configurations where efficiency is slightly compromised for fidelity. Class AB power amplifiers are slightly inefficient than the Class B configurations but far better in terms of distortion when compared to Class A configurations. Since the active devices are slightly pre-biased there will be a small amount of collector current flowing and this is the reason behind the slightly reduced efficiency. Typical efficiency of a well designed class AB power amplifier is around 70%. The output characteristics of a single ended Class AB power amplifier is shown in the figure below.




Class AB power amplifier output characteristics

From the above figure it is clear that the Q-point is not positioned at cut-off unlike the Class B characteristics and there will be a small amount of collector current flowing at zero input. As a result, some part of the negative going half cycle will be also reproduced at the output. The amount of negative going half cycle reproduced at the output depends on the amount of pre-bias given to the transistor.

Practical Class AB power amplifier:

Single ended Class AB configurations are not practical just because a major portion of one half cycle will be missing at the output. Just like the Class B configuration, push-pull mechanism is essential for realizing practical Class AB power amplifiers. Circuit diagram of a typical Class AB push-pull amplifier is shown in the figure below.




Class AB push-pull amplifier

The exact technical designation of the above circuit is "Complementary-symmetry Class AB power amplifier". The active elements used in this circuit (transistor Q1 and Q2) are complementary symmetric and it means the transistors are similar in all aspects except one is NPN and the other is PNP. The use of this complementary pair eliminates the bulky transformer for phase splitting the input signal for driving the individual transistors. The NPN transistor alone will conduct the positive half cycle and PNP transistor alone will conduct the negative half cycle.

Slight pre-biasing is given to the transistors using the network comprising of resistors R1, R2 and biasing diodes D1 and D2. As you know, an NPN transistor will start conducting when its base voltage is above the base emitter voltage ($V_{be} \sim 0.7V$) and a PNP transistor will start conducting when its base voltage is below the base emitter voltage ($V_{be} \sim -0.7V$). A forward biased diode will drop approximately 0.7V across it and the biasing diodes used here will keep the transistor slightly forward biased even if there is no input signal.

One important thing while choosing the biasing diodes (also called compensating diodes) is that their characteristics must match as close as possible to the transistors. Resistors R1 and R2 are actually used for forward biasing the diodes so that they drop 0.7V across it for biasing the individual transistors. C1 and C2 are input DC decoupling capacitors. Input and output waveforms of a typical class AB push pull amplifier is shown in the figure below.



Since both the transistors are slightly conducting at zero input, no information in the input signal is lost at the output during the zero-crossing of the input signal and thus cross-over distortion is completely eliminated at a cost of slightly reduced efficiency.

Advantages of Class AB power amplifier:

- No cross over distortion.
- No need for the bulky coupling transformers.
- No hum in the output.

Disadvantages of Class AB power amplifier:


- Efficiency is slightly less when compared to Class B configuration.
- There will be some DC components in the output as the load is directly coupled.
- Capacitive coupling can eliminate DC components but it is not practical in case of heavy loads.

Class C power amplifier:

Class C power amplifier is a type of amplifier where the active element (transistor) conduct for less than one half cycle of the input signal. Less than one half cycle means the conduction angle is less than 180° and its typical value is 80° to 120° . The reduced conduction angle improves the efficiency to a great extent but causes a lot of distortion. Theoretical maximum efficiency of a Class C amplifier is around 90%.


Due to the huge amounts of distortion, the Class C configurations are not used in audio applications. The most common application of the Class C amplifier is the RF (radio frequency) circuits like RF oscillator, RF

amplifier etc where there are additional tuned circuits for retrieving the original input signal from the pulsed output of the Class C amplifier and so the distortion caused by the amplifier has little effect on the final output. Input and output waveforms of a typical Class C power amplifier is shown in the figure below.




From the above figure it is clear that more than half of the input signal is missing in the output and the output is in the form of some sort of a pulse.

Output characteristics of Class C power amplifier:



Class C power amplifier output characteristics

In the above figure you can see that the operating point is placed some way below the cut-off point in the DC load-line and so only a fraction of the input waveform is available at the output. Class C power amplifier circuit diagram:



Class C power amplifier

Biasing resistor R_b pulls the base of Q_1 further downwards and the Q-point will be set some way below the cut-off point in the DC load line. As a result the transistor will start conducting only after the input

signal amplitude has risen above the base emitter voltage ($V_{be} \sim 0.7V$) plus the downward bias voltage caused by R_b . That is the reason why the major portion of the input signal is absent in the output signal. Inductor L_1 and capacitor C_1 forms a tank circuit which aids in the extraction of the required signal from the pulsed output of the transistor. Actual job of the active element (transistor) here is to produce a series of current pulses according to the input and make it flow through the resonant circuit. Values of L_1 and C_1 are so selected that the resonant circuit oscillates in the frequency of the input signal. Since the resonant circuit oscillates in one frequency (generally the carrier frequency) all other frequencies are attenuated and the required frequency can be squeezed out using a suitably tuned load. Harmonics or noise present in the output signal can be eliminated using additional filters. A coupling transformer can be used for transferring the power to the load.

Advantages of Class C power amplifier:

- High efficiency.
- Excellent in RF applications.
- Lowest physical size for a given power output.

Disadvantages of Class C power amplifier:

- Lowest linearity.
- Not suitable in audio applications.
- Creates a lot of RF interference.
- It is difficult to obtain ideal inductors and coupling transformers.
- Reduced dynamic range.

Applications of Class C power amplifier:

- RF oscillators.
- RF amplifier.
- FM transmitters.
- Booster amplifiers.
- High frequency repeaters.
- Tuned amplifiers etc.

Module VIII: Multivibrators:


Introduction:

The 555 timer IC was introduced in the year 1970 by Signetic Corporation and gave the name SE/NE 555 timer. It is basically a monolithic timing circuit that produces accurate and highly stable time delays or oscillation. When compared to the applications of an op-amp in the same areas, the 555IC is also equally reliable and is cheap in cost. Apart from its applications as a monostable multivibrator and astable multivibrator, a 555 timer can also be used in dc-dc converters, digital logic probes, waveform generators, analog frequency meters and tachometers, temperature measurement and control devices, voltage regulators etc. The timer IC is setup to work in either of the two modes – one-shot or monostable or as a free-running or astable multivibrator. The SE 555 can be used for temperature ranges between $-55^{\circ}C$ to $125^{\circ}C$. The NE 555 can be used for a temperature range between 0° to $70^{\circ}C$.

The important features of the 555 timer are :

- It operates from a wide range of power supplies ranging from + 5 Volts to + 18 Volts supply voltage.
- Sinking or sourcing 200 mA of load current.
- The external components should be selected properly so that the timing intervals can be made into several minutes along with the frequencies exceeding several hundred kilo hertz.
- The output of a 555 timer can drive a transistor-transistor logic (TTL) due to its high current output.
- It has a temperature stability of 50 parts per million (ppm) per degree Celsius change in temperature, or equivalently 0.005 %/°C.
- The duty cycle of the timer is adjustable.
- The maximum power dissipation per package is 600 mW and its trigger and reset inputs has logic compatibility.

IC Pin Configuration:



The 555 Timer IC is available as an 8-pin metal can, an 8-pin mini DIP (dual-in-package). The pin configuration is shown in the figures.

Pin 1: Grounded Terminal: All the voltages are measured with respect to the Ground terminal.

Pin 2: Trigger Terminal: The trigger pin is used to feed the trigger input when the 555 IC is set up as a monostable multivibrator. This pin is an inverting input of a comparator and is responsible for the transition of flip-flop from set to reset. The output of the timer depends on the amplitude of the external trigger pulse applied to this pin. A negative pulse with a dc level greater than $V_{cc}/3$ is applied to this terminal. In the negative edge, as the trigger passes through $V_{cc}/3$, the output of the lower comparator becomes high and the complementary of Q becomes zero. Thus the 555 IC output gets a high voltage, and thus a quasi stable state.

Pin 3: Output Terminal: Output of the timer is available at this pin. There are two ways in which a load can be connected to the output terminal. One way is to connect between output pin (pin 3) and ground pin (pin 1) or between pin 3 and supply pin (pin 8). The load connected between output and ground supply pin is called the normally on load and that connected between output and ground pin is called the normally off load.

Pin 4: Reset Terminal: Whenever the timer IC is to be reset or disabled, a negative pulse is applied to pin 4, and thus is named as reset terminal. The output is reset irrespective of the input condition. When this pin is not to be used for reset purpose, it should be connected to $+V_{CC}$ to avoid any possibility of false triggering.


Pin 5: Control Voltage Terminal: The threshold and trigger levels are controlled using this pin. The pulse width of the output waveform is determined by connecting a POT or bringing in an external voltage to this pin. The external voltage applied to this pin can also be used to modulate the output waveform. Thus, the amount of voltage applied in this terminal will decide when the comparator is to be switched, and thus changes the pulse width of the output. When this pin is not used, it should be bypassed to ground through a 0.01 micro Farad to avoid any noise problem.

Pin 6: Threshold Terminal: This is the non-inverting input terminal of comparator 1, which compares the voltage applied to the terminal with a reference voltage of $2/3 V_{CC}$. The amplitude of voltage applied to this terminal is responsible for the set state of flip-flop. When the voltage applied in this terminal is greater than $2/3V_{CC}$, the upper comparator switches to $+V_{sat}$ and the output gets reset.

Pin 7: Discharge Terminal: This pin is connected internally to the collector of transistor and mostly a capacitor is connected between this terminal and ground. It is called discharge terminal because when transistor saturates, capacitor discharges through the transistor. When the transistor is cut-off, the capacitor charges at a rate determined by the external resistor and capacitor.

Pin 8: Supply Terminal: A supply voltage of $+5\text{ V}$ to $+18\text{ V}$ is applied to this terminal with respect to ground (pin 1).

Block diagram of 555 IC Timer



The block diagram of a 555 timer is shown in the above figure. A 555 timer has two comparators, which are basically 2 op-amps), an R-S flip-flop, two transistors and a resistive network.

- Resistive network consists of three equal resistors and acts as a voltage divider.
- Comparator 1 compares threshold voltage with a reference voltage $+ 2/3 V_{CC}$ volts.
- Comparator 2 compares the trigger voltage with a reference voltage $+ 1/3 V_{CC}$ volts.

Output of both the comparators is supplied to the flip-flop. Flip-flop assumes its state according to the output of the two comparators. One of the two transistors is a discharge transistor of which collector is connected to pin 7. This transistor saturates or cuts-off according to the output state of the flip-flop. The saturated transistor provides a discharge path to a capacitor connected externally. Base of another transistor is connected to a reset terminal. A pulse applied to this terminal resets the whole timer irrespective of any input.

Working Principle:

Refer Block Diagram of 555 timer IC given above:

The internal resistors act as a voltage divider network, providing $(2/3)V_{CC}$ at the non-inverting terminal of the upper comparator and $(1/3)V_{CC}$ at the inverting terminal of the lower comparator. In most applications, the control input is not used, so that the control voltage equals $(2/3)V_{CC}$. Upper comparator has a threshold input (pin 6) and a control input (pin 5). Output of the upper comparator is applied to set (S) input of the flip-flop. Whenever the threshold voltage exceeds the control voltage, the upper comparator will set the flip-flop and its output is high. A high output from the flip-flop when given to the base of the discharge transistor saturates it and thus discharges the transistor that is connected externally to the discharge pin 7. The complementary signal out of the flip-flop goes to pin 3, the output. The output available at pin 3 is low. These conditions will prevail until lower comparator triggers the flip-flop. Even if the voltage at the threshold input falls below $(2/3)V_{CC}$, that is upper comparator cannot cause the flip-flop to change again. It means that the upper comparator can only force the flip-flop's output high.

To change the output of flip-flop to low, the voltage at the trigger input must fall below $(1/3)V_{CC}$. When this occurs, lower comparator triggers the flip-flop, forcing its output low. The low output from the flip-flop turns the discharge transistor off and forces the power amplifier to output a high. These conditions will continue independent of the voltage on the trigger input. Lower comparator can only cause the flip-flop to output low.

From the above discussion it is concluded that for the having low output from the timer 555, the voltage on the threshold input must exceed the control voltage or $(2/3)V_{CC}$. This also turns the discharge transistor on. To force the output from the timer high, the voltage on the trigger input must drop below $(1/3)V_{CC}$. This turns the discharge transistor off.


A voltage may be applied to the control input to change the levels at which the switching occurs. When not in use, a 0.01 nano Farad capacitor should be connected between pin 5 and ground to prevent noise coupled onto this pin from causing false triggering.

Connecting the reset (pin 4) to a logic low will place a high on the output of flip-flop. The discharge transistor will go on and the power amplifier will output a low. This condition will continue until reset is taken high. This allows synchronization or resetting of the circuit's operation. When not in use, reset should be tied to $+V_{CC}$.

Astable Multivibrator:

An Astable Multivibrator is an oscillator circuit that continuously produces rectangular wave without the aid of external triggering. So astable multivibrator is also known as Free Running multivibrator. Astable multivibrator using 555 Timer is very simple, easy to design, very stable and low cost. It can be used for timing from microseconds to hours. Due to these reasons 555 has a large number of applications and it is a popular IC among electronics hobbyists.

Astable multivibrator using I.C 555 – Circuit:



above figure shows the circuit diagram of a 555 Timer wired in astable Mode. 8th pin and 1st pin of the IC are used to give power, Vcc and GND respectively. The 4th pin is RESET pin which is active low and is connected to Vcc to avoid accidental resets. 5th pin is the Control Voltage pin which is not used. So to avoid high frequency noises it is connected to a capacitor C' whose other end is connected to ground. Usually C' = 0.01μF. The Trigger (pin 2) and Threshold (pin 6) inputs are connected to the capacitor which determines the output of the timer. Discharge pin (pin 7) is connected to the resistor Rb such that the capacitor can discharge through Rb. Diode D connected in parallel to Rb is only used when an output of duty cycle less than or equal to 50% is required.

Design Equations: Capacitor Charges through Ra and Rb.

$$T_{high} = 0.693(Ra + Rb)C$$

Capacitor Discharges through Rb

- $T_{low} = 0.693RbC$
- Output Frequency = $1/(T_{low} + T_{high}) = 1.44/((Ra + 2Rb) * C)$
- Duty Cycle = $T_{high}/(T_{high} + T_{low})$

Where T_{high} and T_{low} are the time period of HIGH and LOW of the output of 555.

From this we can find that Duty Cycle less than or equal to 50% cannot be obtained. There are two ways to obtain this.

1. Inverting the output
2. Using a Diode Parallel to resistor R_b


1. **Inverting the Output:** In this method, just compliment the output. Thus the Duty Cycle = $T_{low} / (T_{low} + T_{high})$. Where T_{low} and T_{high} are the time period of LOW and HIGH of output of 555. In this method the duty cycle of the output of 555 will be greater than 50% and that of inverter will be less than 50%. Duty Cycle of 555 = $1 - \text{Duty Cycle of Inverter}$

2. **Using a Diode Parallel to resistor R_b :** In this method we will connect a diode parallel to resistor R_b as shown dotted in the first circuit diagram above. Thus the charging current of capacitor will bypass the resistor R_b . Thus $T_{high} = 0.693 R_a C$

Thus a Duty Cycle less than or equal to 50% can easily obtained.

Monostable Multivibrator:

A monostable multivibrator (MMV) often called a one-shot multivibrator, is a pulse generator circuit in which the duration of the pulse is determined by the R-C network, connected externally to the 555 timer. In such a vibrator, one state of output is stable while the other is quasi-stable (unstable). For auto-triggering of output from quasi-stable state to stable state energy is stored by an externally connected capacitor C to a reference level. The time taken in storage determines the pulse width. The transition of output from stable state to quasi-stable state is accomplished by external triggering. The schematic of a 555 timer in monostable mode of operation is shown in figure.




555 timer as monostable multivibrator

MonostableMultivibrator Circuit details:

Pin 1 is grounded. Trigger input is applied to pin 2. In quiescent condition of output this input is kept at $+V_{CC}$. To obtain transition of output from stable state to quasi-stable state, a negative-going pulse of narrow width (a width smaller than expected pulse width of output waveform) and amplitude of greater than $+2/3 V_{CC}$ is applied to pin 2. Output is taken from pin 3. Pin 4 is usually connected to $+V_{CC}$ to avoid accidental reset. Pin 5 is grounded through a $0.01 \mu F$ capacitor to avoid noise problem. Pin 6 (threshold) is shorted to pin 7. A resistor R_A is connected between pins 6 and 8. At pins 7 a discharge capacitor is connected while pin 8 is connected to supply V_{CC} .

555 IC MonostableMultivibrator Operation:



For explaining the operation of timer 555 as a monostable multivibrator, necessary internal circuitry with external connections are shown in figure.

The operation of the circuit is explained below:

Initially, when the output at pin 3 is low i.e. the circuit is in a stable state, the transistor is on and capacitor- C is shorted to ground. When a negative pulse is applied to pin 2, the trigger input falls below $+1/3 V_{CC}$, the output of comparator goes high which resets the flip-flop and consequently the transistor turns off and the output at pin 3 goes high. This is the transition of the output from stable to quasi-stable state, as shown in figure. As the discharge transistor is cutoff, the capacitor C begins charging toward $+V_{CC}$ through resistance R_A with a time constant equal to $R_A C$. When the increasing capacitor voltage becomes slightly greater than $+2/3 V_{CC}$, the output of comparator 1 goes high, which sets the flip-flop. The transistor goes to saturation, thereby discharging the capacitor C and the output of the timer goes low, as illustrated in figure. Thus the output returns back to stable state from quasi-stable state. The output of the monostable multivibrator remains low until a trigger pulse is again applied. Then the cycle repeats. Trigger input, output voltage and capacitor voltage waveforms are shown in figure.

Monostable Multivibrator Design Using 555 timer IC:

The capacitor C has to charge through resistance R_A . The larger the time constant $R_A C$, the longer it takes for the capacitor voltage to reach $+2/3 V_{CC}$.

In other words, the RC time constant controls the width of the output pulse. The time during which the timer output remains high is given as

$t_p = 1.0986 R_A C$ where R_A is in ohms and C is in farads. The above relation is derived as below. Voltage across the capacitor at any instant during charging period is given as

$$v_c = V_{CC} (1 - e^{-t/R_A C})$$

Substituting $v_c = 2/3 V_{CC}$ in above equation we get the time taken by the capacitor to charge from 0 to $+2/3 V_{CC}$.

$$\text{So } +2/3 V_{CC} = V_{CC} (1 - e^{-t/R_A C}) \text{ or } t - R_A C \log_e 3 = 1.0986 R_A C$$

So pulse width, $t_p = 1.0986 R_A C \approx 1.1 R_A C$

The pulse width of the circuit may range from micro-seconds to many seconds. This circuit is widely used in industry for many different timing applications.

Module IX: Special function circuits:

VCO:


Voltage-controlled oscillators are specialized oscillators in which the oscillation frequency varies with a control voltage. VCOs are used in many communication applications such as frequency modulation, in the phase locked loop (PLL) for signal tracking and PM demodulation. There are many ways to design an electronic circuit for a VCO. One method uses a special diode called Varactor. This diode has capacitance that varies with the applied voltage. As the capacitance varies the applied voltage so does the hme constant of the oscillator resulting in an output signal with varying frequency. VCO can also be designed by making the hme DDIIStdSlf Df the capacitor dependCnt upDn a cDntrDI voltage. In this assignment you'll build a VCO using the analog multiplier used in AM modulator (AD633) and a high frequency op-amp chip (AD9631). You'll also study the phase locked loop and a commercially available VCO (CD4046).

Figure 1 shows a functional diagram of an RC circuit using the analog multiplier chip AD633. We are interested in finding transfer function of this circuit with respect to the input V_i and output V_o . By examining Fig. 1 we can write the expressions for V_o and V_p , which are as follows:

$$F = k \quad F, (F, -Fy) + Fy \quad (1)$$

$$V_f = \frac{1}{RCs + 1} V_o \quad (2)$$

$$V_o = (RCs + 1)V_f \quad (3)$$



Equating Eqs. (1) and (3) yields

$$(RCs + i)v_f = k_d V_c (v_i - v_f) + v_f \quad (4)$$

or

$$RCs v_f + V_f = k_d V_c V_i - k_d V_c V_f + V_f \quad (5)$$

or

$$RCs v_f + k_d V_c V_f = k_d V_c V_i \quad (6)$$

or

$$\frac{V_f}{V_i} = \frac{k_d V_c}{RCs + k_d V_c} \quad (7)$$

or

$$\frac{V_f}{V_i} = \frac{\frac{k_d V_c}{RC}}{s + \frac{k_d V_c}{RC}} \quad (8)$$

Equation (8) represents the transfer function (with respect to the output V_f) of a low-pass filter (LPF) that has a pole at

—

That means the location of the pole and, therefore, the break frequency of the LPF depends on the control voltage V_c . If we incorporate the circuit of Fig. 1 into a relaxation oscillator we can build an oscillator that has output frequency changing with the control voltage V_c . This kind of oscillator is called a voltage-controlled oscillator or VCO. VCOs are commonly used in frequency modulation (FM) and demodulation as well as phase-locked loop (PLL) circuits.

Phase-Locked Loop (PLL)

Phase-locked loop (PLL) is a feedback system consisting of a voltage-controlled oscillator, a phase comparator, and a loop filter and shown in Figure 5. The phase comparator compares the phase of the reference signal with the phase of the output of voltage control oscillator and generates an error signal which is proportional to the phase difference between the reference input and the output of the voltage controlled oscillator. The error signal is used as a control voltage to the voltage controlled oscillator. The voltage controlled oscillator changes the frequency of its output based on the error signal. The change in the frequency of the output of the voltage controlled oscillator is in the direction that reduces the difference in the frequency of the reference input and the output of the voltage controlled oscillator. The negative feedback causes the error signal to eventually approach zero, at which point the frequency of the output of the voltage controlled oscillator becomes the same as the frequency of the reference input and the frequency is said to be locked.




Figure 5: Functional diagram of the phase-locked loop.

